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GENERAL INTRODUCTION
 
Contained herein is a report of a study performed for the Computation
 
Laboratory of the Marshall Space Flight Center. The study is an evaluation
 
of the DEE-6 Simulator System to determine how it could be modified for
 
shuttle applications.
 
Assistance in the analyses of the software system was rendered by
 
personnel of the Computer sciences Corporation as part of their activities
 
in support of the Computation Laboratory. This assistance is gratefully
 
acknowledged.
 
The simulation was originally performed using an SDS-930 computer as
 
a subsystem simulator with two RCA-l1OA computers configured as a Mobile
 
Launch Facility and Launch Control Center. The processors and associated
 
interface equipment were provided by the Astrionics Laboratory and software
 
support was provided by the Computation Laboratory. The joint effort pro­
vided the simulator with a sophisticated software package capable of
 
scheduling for evaluation discrete and analog equations representing the
 
electrical and mechanical subsystems of the Saturn V vehicle.
 
Sperry Rand reports parts_l through 3 are detailed studies of the simulation
 
hardware and software performed through the first 3 of the 4 quarterly
 
contract periods. A critical analysis of the simulator was performed and
 
recommendations for improving the simulator are included in the summaries
 
of each of the reports.
 
The report for the fourth quarter has been placed first in the document
 
for reader convenience and because it contains the hardware and software
 
modifications that were proposed as the result of the studies of the first
 
three quarters. The reader is invited to review the system proposals in
 
Appendices A and B of report four because these hardware configurations
 
along with the software package are capable of simulating multiple shuttle
 
subsystems.
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The software structure has been altered to improve equation response
 
and to reduce equation length. The executive program will still be
 
capable of solving the ten distinct types of analog equations as defined
 
by the Transfer Equation Preparation Manual prepared by Sperry Rand.
 
In addition, the software will be capable of solving multiple discrete
 
signals with cross-coupling between discrete and analog equations.
 
The newly developed simulation system will be called the Marshall
 
Real Time Digital Simulator (MAIDIGS. The proposed simulator will be
 
capable of responding to the ground checkout computer and data manage­
ment system by means of a data bus for flight program verification. The
 
simulator consists of a sophisticated executive program capable of
 
scheduling and solving discrete and analog equations representing the
 
response of a shuttle subsystem. The hardware is configured so that
 
parallel or multiprocessing techniques are used to meet the response
 
required of the subsystems. The concept of using a digital computer for
 
subsystem simulation provides an inexpensive means of testing flight
 
programs without the investment for flight hardware.
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'SUMMARY
 
- Several years ago the Marshall'Space Flight Center developed and 
demonstrated a Saturn V Real-Time Launch Vehicle and Ground Support 
Equipment Software Simulator. The simulator performs the functions of 
the Saturn V vehicles by scheduling for evaluation in a control sequence 
time-dependent logical equations for discrete functions and polynomials 
or tables for the analog functions. The intent of the study was to 
investigate how this simulator can be optimally used for new programs
 
such as Space Shuttle and Space Station and to identify
 
modifications necessary for operation with these new programs.
 
The repertoire of analog equations available for simulating analog
 
functions make the MARDIGS language especially attractive for shuttle
 
subsystem simulation. The equations themselves may be written in segments
 
to define an analog variable during different phases of operation (Boost,
 
Orbit, Docking, Reentry, Approach and Landing Phases). In addition the
 
frequency of solution of the analog equations can be adjusted in each of
 
the 	phases.
 
The cross coupling of the analog and discrete equations make the 
language especially attractive for simulation and.as proposed in 
Appendices A and B of the final report, are capable of simulating multiple 
systems. If necessary, the single data bus interface may be fanned out 
'to represent several interfaces with the single processor communicating 
with each of the interface units. 
A number of improvements have been proposed to upgrade the digital
 
system to an effective simulator. The most effective modifications are:
 
1. 	Making all equations resident in core memory. This single item
 
provides the most effective means of improving the response of the
 
simulator. The necessity of accessing the equations from the disk
 
was eliminated and on subsequent solution of equations eliminates
 
the need for searching through buffers for the ID of the equation.
 
A computer program requesting the solution of several analog
 
equations was run-on the UNIVAC 1108 computer and an equation
 
solution improvement factor of up to 50 was obtained. For
 
the comparison of results, see sections 3.7 and 3.8 of report
 
3 and appendix C of the final report.
 
2. 	Providing a separate processor(s) for the solution of analog
 
equations. The parallel processing of analog equations improves
 
the response considerably since the additional processor(s)
 
solves only analog equations.
 
3. 	Providing external clocks and eliminating cycle stealing by the
 
processor for updating internal memory locations.
 
4. 	Developing a new equation format for all equations. This format
 
was established in Report 2 Appendix B (CSC entry) and was found
 
to reduce the length of the equations.
 
5. 	Providing hardware floating point operations to eliminate time
 
consuming software subroutines.
 
6. 	Providing a single boolean status variable for each analog segment
 
of an equation (Final Report, Appendices A and B). This single
 
status variable will reside in shared memory and will improve the
 
analog computational capability of the simulator considerably.
 
7. 	Making selectable the variables to be recorded on magnetic tape.
 
Eliminating variables not normally monitored improves the system
 
response considerably.
 
The improvements made and the hardware configurations proposed in the
 
final report provide a hardware complex with a sophisticated executive
 
program capable of simulating multiple subsystems on the shuttle data bus.
 
As indicated in figure 1 the subsystem simulator is capable of
 
accepting and sending discrete signals formatted for data bus transmission.-

In addition, the analog equations are solved within a millisecond time
 
frame providing analog signals of proper response time for shuttle
 
simulation.
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ABSTRACT
 
This the fourth and final report of contract NAS8-25608 describes
 
the philosophy behind the Shuttle Data Management System and describes
 
schemes of using the MARDSLC simulation language for subsystem simula­
tion and checkout.
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Introduction
 
A simulation language has been developed and used at the Marshall
 
Space Flight Center to simulate space vehicle subsystems. The simulation
 
language called 11ARDIGS has the ability of scheduling for solution,
 
discrete and analog equations representing the electrical and mechanical
 
characteristics of the space vehicle's subsystem.
 
The language has been successfully demonstrated on the Instrument
 
Unit (IU) of Saturn V vehicle and the switch panel of ATM. The ability
 
of the language to schedule equations for solution makes the languate
 
especially attractive for Space Shuttle subsystem simulation. The
 
nature of the Space Shuttle launch atd recovery dictates that the sub­
systems sample the various sensors at different sample rates for each of
 
the major modes of Shuttle operation. For this reason it becomes very
 
important that the simulation system schedule for solution the various
 
equations representing the characteristics of the Shuttle subsystems.
 
The MARDIGS simulation language has been proven capable of
 
simulating the electrical and mechanical subsystems of the Saturn V
 
vehicle. The first three reports of this contract delt with the capa­
bility and limitations of the existing software and hardware. Suggestions
 
and recommendations were made for the improvements of both. This, the fourth
 
and final report describes the philosophy behind the Space Shuttle
 
Data Management System and provides various schemes for simulating the
 
major subsystems aboard the Booster and Orbiter.
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Shuttle System Philosophy
 
In past manned spaceflight programs, a great deal of expense has
 
been attributed to launch test complexes and operatibns support personnel.
 
In addition a great deal of time was consumed for a series of pre-launch
 
Since 	the Shuttle is a reusable vehicle it is most
test activities. 

important that all preflight testing be accomplished on-board the orbiter
 
to reduce the cost .of vehicle checkout and minimize test time. In
 
addition post-flight maintenance activity can be expedited and simplified
 
by making the in-flight on-board capability effecient enough for fault
 
isolation to line replaceable units.
 
The requirements of the Space Shuttle Orbiter and Booster are such
 
that both vehicles must be capable of autonomous operation during all of
 
the mission phases and operating modes. This capability will reduce to
 
a minimum the amount of ground support needed for in-flight manuevers.
 
Such a scheme would also reduce the amount of Ground Support Equipment
 
and support personnel required for launch.
 
While an autonomous mode of operation would reduce the amount of
 
ground support needed for a mission, the scheme would require a sophisti­
cated 	Inertial Navigation System and an elaborate means of checkout and
 
fault 	isolation.
 
A Strapdown Inertial Reference Unit (SIRU) with a dodecahedron
 
mounting of sensors appears to be the most promising of the inertial
 
This system, developed by the Massachusetts
navigation configurations. 

Institute of Technology provides a major increase in reliability, making
 
the concept especially attractive for long-duration space missions. The
 
concept also requires a third fewer gyros and accelerometers. In addition
 
all of the sensors are identical and readily accessible and easily replaced
 
This inertial scheme should satisfy all the requirements of the Shuttle
 
mission and conforms with the Line Replaceable Unit scheme (LRU) proposed
 
by Shuttle contractors [2]. Naturally a new inertial concept such as
 
the SIRU will require an enormous amount of testing before being accepted
 
for the Shuttle mission.
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Integrated Avionics System (IAS)
 
The Integrated Avionics System (IAS) concept proposed for Shuttle
 
provides maximum reusability of the space vehicle with a minimum of
 
turnaround time. In addition the IAS scheme provides for on-board
 
systems checkout and assures success for Astronaut initiated missions.
 
An autonomous system such as that proposed for Shuttle requires
 
a sophisticated processor arrangement with an extremely strong and
 
flexibile man/computer interface capability.
 
Without ground support, the crew must be able to monitor and
 
analyze with ease, information pertinent to a successful mission. Critical
 
data and trend analysis must be available to the Astronauts from each
 
of the eight major subsystems. Present studies indicate that the best
 
method of providing mission critical data to the crew is via CRT displays
 
[13, [2]. Elaborate schemes of CRT displays and display control computers
 
have been proposed to meet the display requirements of the following
 
Shuttle modes of operation;
 
1. Boost Phase
 
2. Orbit Phase
 
3. Docking Phase
 
4. Reentry Phase
 
5. Approach Phase
 
6. Landing Phase
 
The proposed crew stations allow Shuttle flight control by one
 
crew member with information available to both crew members during periods
 
of critical activity. During non-critical maneuvers the redundant displays
 
may be used to perform subsystem checkout, malfunction analysis, config­
uration display or general housekeeping activities. With the displays
 
being under computer control (with Astronaut intervention) the entire
 
display complement may be programmed to display different information
 
during various modes of shuttle flight. Critical events can be pro­
grammed to take Drecedence over previously displayed variables.
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The types of displays (CRT, Plasma, Electroluminescent, etc.) and
 
the number of displays to be used on the orbiter has not yet been
 
established. A great deal of research is presently being done to
 
establish the types of displays to be implemented and the amount of
 
data compression required for display purposes.
 
Considerations have been given to using a computer-managed
 
display (Figure 1 and Figure 2). Such a configuration would eliminate
 
the requirement for redundant electronic assemblies for each display
 
system by combining the functions in a computer-managed unit. Such a
 
device would reduce the weight and power requirements considerably.
 
For a more complete description of the computer-managed display system
 
see Section 7.0 of Reference 1.
 
As seen in Figures 1 and 2 the data to be displayed may be obtained
 
from the "Data Bus" or from the central computer. The variables to be
 
plotted will be specified automatically by the central computer depend­
ing on Shuttle mode of operation or will be requested by the crew
 
through a control panel or a keyboard.
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Subsystem Checkout
 
Since the checkout system of the Shuttle will be flown, human
 
Obviously a large portion
engineering becomes a prime factor in design. 

of the checkout will be automatic and will be performed within the
 
subsystems. Continuous or periodic tests will be performed within the
 
subsystems with the necessary electronics to allow monitoring within
 
each LRU. Should the measurements not meet the preset tolerances a
 
fault will be indicated within the cockpit.
 
Built-In-Test
 
The decentralized Built-In-Test (BIT) concept eliminates the need
 
for an enormous amount of on-board data collection and analysis [2].
 
The proposed scheme (BIT) would eliminate for the most part the sampling
 
of sensors by the central computer complex and free the computer for a
 
more detailed analysis of the faulty system. Supplemental tests would
 
be performed upon crew request and the results of the tests would be
 
displayed for convenience. The detailed status analysis would allow
 
an inflight decision on the best method to proceed. The crew would
 
have the option of switching in a backup system or proceeding with the
 
present degraded system.
 
In general the proposed Built-In-Test (BIT) would permit crew
 
controlled launch capability, increase the probability of mission
 
success, and allow a rapid turn around capability. As proposed [2],
 
the on-board checkout system would provide the following characteristics:
 
a Automatic continuous subsystem monitoring
 
o Crew initiated supplemental tests
 
o All failure data available for crew display
 
o Permanent record of malfunctions
 
o Capability for monitoring trend data
 
o Monitor all vehicle subsystems
 
o Full in-flight testing ability.
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As indicated in the preceeding paragraphs the display system will
 
play a major role in all phases of the Shuttle mission. The memory
 
requirement of such a sophisticated display system would be enormous.
 
Since the individual subsystems require independent test programs for
 
detailed analysis, all of the diagnostic tests will be contained in
 
bulk memory, It will be necessary for the Checkout, Monitor, and Fault
 
Isolation Computer (CMFI) to fetch andexecute the test program selected.
 
Past studies of manned flight vehicles indicate a'need for improved
 
.manfcomputer interfaces. The checkout scheme proposed for Shuttle will
 
require a major improvement in display technology and the interaction
 
of man with the display computers.
 
The most promising method of man/computer interface for display
 
checkout is by "Reprogrammable Switches" supplemented by a keyboard
 
console. This method if implemented would eliminate the cluttering
 
of switch panels and would reduce to a minimum the amount of crew
 
interaction.
 
Due to the limited response by man, the amount of interaction
 
required for test purposes must be limited. In the "Reprogrammable
 
Switch" concept the crew members would be permitted to select tests
 
via designated switches. Reprogramming of the switches and cueing the
 
operator would permit optional tests on the same subsystem switches.
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Postflight Maintenance
 
Preliminary studies by Shuttle contractors indicate that an
 
external checkout scheme will be needed for postflight fault isolation.
 
While a great deal of subsystem fault isolation may be accomplished by
 
on-board computers, the depth of fault isolation will be limited to
 
detecting failures for which the crew may correct.
 
Several factors have a bearing on the extent of fault isolation that
 
may be accomplished on-board. The amount of instrumentation required for
 
checkout would be limited due to the added weight and the degradation to
 
the subsystem itself. The amount of instrumentation allowable would in
 
most cases be limited to detecting a failure to a subsystem component
 
and not to the individual part within the component. In general the
 
fault detection scheme would isolate faults within a subsystem to the
 
lowest level unit that can be conveniently removed from the vehicle.
 
The three fundamental considerations that must be given in designing
 
a'checkout system for Shuttle are:
 
a. Probability of crew and vehicle survivability.
 
b. Probability of a successful mission.
 
C. Cost of total program.
 
To accomplish the above described tasks there must be a great
 
deal of trade-offs between methods of checkout. To insure a successful
 
and safe mission at a reasonable program cost requires a great deal of
 
development in automatic checkout systems. In addition to relieving the
 
crew of elaborate subsystem analysis, there is the problem of fetching
 
large test programs from a bulk memory device and executing the test
 
procedures. Storage limitations would reduce the number of test routines
 
allowable for subsystem checkout. The test routines would probably be
 
limited in depth due to required crew analysis; necessitating the use of
 
a ground checkout computer for detailed postflight subsystem fault
 
isolation.
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Data Bus Concept
 
The Intergrated Avionics System (UAS)proposed for Shuttle
 
involves a large amount of control and data transmission between the
 
computer complex and subsystems. The placement of the subsystems and
 
sensors relative to the computers requires a method of multiplexing
 
data to eliminate massive cable harnesses. Studies to date indicate a
 
substantial..weight savings.in electronics when multiplexed data
 
transmission schemes are implemented.
 
Of the two possible schemes of multiplexing (time and frequency),
 
time division multiplexing was chosen as the most appropriate mode of
 
multiplexing data and commands for the Data Bus. The message in itself
 
will be transmitted via a shielded, twisted-pair cable. The selection
 
of this medium of transmission came as a result of extensive study by
 
NASA and contractor personnel.
 
Of nine available signal types available for Data Bus transmission
 
seven were eliminated due to poor transmission characteristics. The
 
remaining signal types available (Bi-Phase and Level Shift Keying) were
 
Figure 3 shows both"of the
chosen as the most suitable for Shuttle. 

waveforms considered. While Level Shift Keying with sine wave modula­
tion (LSK-SW) appears to be the most suitable for Shuttle, the final
 
selection of coding methods has not been made.
 
Independent studies on. coupling methods indicate that transformer
 
coupling rather than direct coupling will be used. This is to be expected
 
since this method of transmission provides complete ground isolation and
 
reduces the transients inherent in direct coupled transmission lines.
 
The sine wave modulation techniques chosen as the mode of transmission
 
simplifies the task of transformer coupling the individual subsystems.
 
In addition this method of ac coupling allows the addition or deletion
 
of Data Bus Interfaces, (DBI) with no effect on the remaining interfaces.
 
This becomes a desirable characteristic since different space missions
 
might require a different hardware configuration.
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The IAS proposed for Shuttle is configured in such a manner that
 
data established in one subsystem will be required by other subsystems.
 
It would become highly desireable to permit the exchange of data between
 
subsystems without loading the main data bus between the computers and
 
the subsystems. Such a scheme would obviously require a sub-busband
 
the need for-such a bus will be established after the Shuttle data
 
requirements have been firmly established. If the need for a sub-bus
 
should exist it would be imparitive that the Data Bus Interfaces (DBI)
 
be of 'standard design to eliminate multiple design and development.
 
Data Controller
 
Three basic concepts have been considered for the control of data
 
between the Shuttle subsystems. A basic description of each method
 
follows:
 
A. Fixed Frame Mode
 
In this mode data is assigned a particular frame or time
 
slot in which the data is to be transmitted. The data trans'
 
mission would be repeated within the particular frame or time
 
slot each time a synchronization word is generated.
 
B. Request-Reply Mode
 
In this mode the computer would request via the data bus
 
certain data from a subsystem. The specified subsystem would
 
respond via the data bus and supply the requested data. This
 
method consumes a great deal of data bus time and is ineffective
 
when large volumes of data need to be transferred between
 
subsystems.
 
C. 	Subsystem Polling
 
A very attractive means of data distribution is via the
 
method of polling. In this method of data distribution the
 
individual subsystems are interrogated in an orderly manner
 
to determine if they have data to transmit. If by this "roll
 
call" method of interrogation the subsystem does have informa­
tion to transmit, the interrogating device would initiate the
 
data transfer in serial form.
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The Data Controller used for performing the polling
 
activities and initiating data transfer-may be a small
 
computer controlled logical device or a small computer
 
itself.
 
The Data Controller method of data distribution is by
 
far the most efficient means of data transfer since the device
 
is external to the central computer intervention.
 
At any time the computer has a critical need of refreshed
 
data, it may interrupt the sequence and obtain the information
 
directly from the subsystem via the data bus. The sequence
 
would then continue in the previously established sequence.
 
The computer at any time may command the Data Controller to
 
to change.the sequence by supplying the new programmed sequence.
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Data Management Concept
 
Four basic processor configurations were considered by Shuttle
 
The types considered
contractors for use as the data management system. 

and a basic description of each follows;
 
Uniprocessor - This the most basic of available computer configura­
tions, consists of a single processor unit (PU) which may use a
 
number of memory modules. In this configuration the single
 
processor may be small and dedicated to a particular task or
 
may be large and capable of handling multiple tasks.
 
Federated Computers - In a federated configuration several uni­
processors are assigned and each may be capable of handling one or
 
more subsystem functions. The only data paths between processors
 
would be via the data bus.
 
Dual Processors - This computer configuration would consist of
 
two dedicated processors and independent memory modules for each
 
processor. The advantage of such a computer configuration would be
 
the communication link between processors, reducing data exchange
 
via.the data bus.
 
Multiprocessor - In the multiprocessor configuration any of a
 
number of processors may have access to all memory modules and
 
input/output units. The executive program determines which
 
processor is idle and assigns a given program to the appropriate
 
processor. Obviously such a system is multitask oriented and
 
would perform the necessary computations for all subsystems.
 
Many considerations were made by Shuttle contractors and the
 
individual laboratories of MSFC in the initial or conceptial design
 
of the Shuttle Management System.
 
It is beyond the scope of this report to perform a detailed
 
analysis on the requirements effecting the selection of a data
 
management system; however there are some considerations that
 
play a major role in the selection of the computer complex. The
 
most inportant of these are:
 
11
 
Location of Subsystems - A preliminary study of the Shuttle
 
indicates that the hardware for individual subsystems will be
 
physically distributed from the front to the rear of the vehicle.
 
Such a distribution requires Data Distribution Units (DDU) whereby
 
the data from the sensors are collected, converted to digital
 
form, formatted, and applied to a data bus on request.
 
Checkout, Monitoring, Fault Isolation (CFI) - Some of the aspcts
 
of checkout and fault isolation were described in previous sections.
 
Generally, it would be necessary to have one processor for checkout
 
and fault isolation. It would be necessary to maintain the individ­
ual subsystem tests on a bulk memory device since the tests would
 
vary in nature and depth from subsystem to subsystem.
 
In addition to performing the checkout routines and isolating
 
the fault to a replaceable unit the processor must be capable of
 
monitoring consumables and all critical test points. Most of the
 
monitoring to be performed will be in the form of limit checks'.
 
Guidance, Navigation and Control - These three important functions
 
may be defined in very general terms as follows;
 
A. 	Guidance - The computation of maneuversnecessary to reach
 
a given attitude and trajectory.
 
B. 	Navigation - The determination of attitude and velocity using
 
onboard equipment.
 
C. 	Control - The execution of the maneuver or the correction to 
the attitude or velocity. 
The boundaries between these functions are sometimes not
 
well defined since the Control function is dependent on the
 
Guidance function which in turn is dependent on the Navigation
 
function.
 
Preliminary studies indicate an extensive computational
 
capability will be required for GN&C due to the computations
 
required and the large amount of digital filtering to be performed.
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Selected Computer Complex
 
At present two different schemes have been proposed for the Data
 
Management System.
 
The first of the proposed computer-schemes (Figure 2) consists of
 
dedicated processors'for each of the individual subsystems. The problem
 
with such a federeated computer complex is immediately obvious. The
 
number of computers required would be approximately 30 including the
 
redundant processors. Different types of computers with different
 
speeds and word lengths would be required to satisfy the subsystem
 
requirements. The interface for the individual processors would be
 
complex and data transfer schemes via the data bus would be complicated.
 
Such a scheme would create a great deal of duplication and cause high
 
penalities in memory requirement in addition to the added weight and
 
power problems.
 
The second management system considered was a multiprocessor
 
arrangement with additional dedicated proccessors (Figure 4) where
 
needed. The additional processors would be assigned depending on the
 
subsystems physical location and the locations of the sensors to be
 
sampled. The advantages of such a computer complex would be;
 
a. 	Modularization and minimization of memory requirements.
 
b. 	Grouping computations to reduce data exchange between individual
 
computers. v.e. (Guidance and Navigation Computations)
 
c. 	Reduction of weight and power requirements.
 
d. Provides for easier software changes for different missions.
 
To date the final computer complex configuration has not been
 
established. While the concept of an autonomous Shuttle vehicle is most
 
attractive, the cost of developing such a vehicle would be prohibitive.
 
Therefore a tradeoff between the previously described computer concepts
 
can be expected.
 
The depth to which the onboard checkout system performs its test
 
will most likely be limited. To conserve weight, power, and cost GSE
 
will most probably be used to a greater extent than originally planned.
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The latest reports from the Shuttle contractors indicate a mix of onborad 
and ground checkout systems will be used; expecially in the maintenance 
and pre-launch modes of operation. ­
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Simulator Application
 
The latest contractor studies indicate a trend toward centralizing
 
the checkout computer and associated electronics. The onboard and ground
 
checkout computers will communicate with the subsystems via the data bus.
 
The checkout scheme will be simplified to some extent due to the fact
 
that the ground checkout computer will parform the detailed tests of
 
the individual subsystems. The onboard checkout computer would be
 
relieved of this burden in the pre-launch and post-landing phases.
 
It is most important that the ground checkout computer be capable
 
of checking all modes of operation of the subsystems; and it is
 
equally important that the software of the ground and onboard checkout
 
computers be completely checked under real time conditions. The most
 
efficient and inexpensive means of program verification would be by
 
simulating the subsystems by digital computers, using a data bus inter­
face as a means of communication.
 
SDS-930 computer and associated
The DEE-6 simulator consisting of an 

electronics has been considered as an appropriate computer system for
 
The computer and software were demonstrated
simulating Shuttle subsystems. 

in simulating the Instrument Unit of Saturn V. The Transfer Equation
 
Preparation Manual [3] has been sufficiently documented to aid the
 
engineer in writing the equations to simulate the given subsystem. The
 
equations themselves represent discrete and continuous (analog) functions
 
such may represent multimode subsystem functions. The flexibility
and as 

of the equations permits the simulation of any phase of Shuttle operation
 
from pre-launch to post-landing and maintenance operations.
 
A study was made of the existing simulator to determine what
 
modifications or improvements were needed for Shuttle program verifica­
tion. The specifications of the checkout system has not been adequately
 
defined to determine which of the modifications proposed are actually
 
needed.
 
There is the possibility that all of the modifications proposed
 
for the SDS-930 would still not be adequate for subsystem simulation.
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From this standpoint parallel studies were made of existing computer
 
systems to determine which computers might be capable of simulating
 
all of the individual Shuttle subsystems. The results of these
 
studies are included in the proper appendices.
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Conclusions and Recommendations 
Previous studies indicate a need for improvements to the DEE-6
 
simulator in order to adquately simulate the Shuttle subsystems. The
 
modifications while entirely feasible represents a substantial hardware
 
modification. The impact on the existing software would be considerable
 
if all of the proposed hardware modifications were incorporated. Addi­
tional studies would be required to determine if the DEE-6 simulator
 
would be adequate for the intended application. 
Additional computer configurations were considered and are enclosed
 
in apppendices C through E as originally submitted by the computer firms.
 
In cases where test runs were performed the results of the tests are
 
included.
 
Tests were run on the UNIVAC 1108 computer since the system was 
available. (See Appendix C) The results of the test indicate the multi-­
processor configuration will out perform the best SDS-930 configuration 
available by a considerable margin. The test program was written in 
Fortran for convenience but the response of the system could be improved
 
appreciably by writing the subroutines in assembly language. The
 
equations themselves could be written in Fortran for the convenience
 
of the engineers thereby reducing the pre-processing computations now
 
taking place.
 
The LIJTVAC 1108 is proposed as the most suitable processor for the
 
following reasons:
 
L 	 The multiprocessing capability will improve the equation
 
response time considerably.
 
2. 	Internal runs in the real time mode may be performed for a
 
given subsystem data base. The stimuli would be from a
 
card reader and the output would be to tape. The system clocks
 
would be used eliminating the need for expensive hardware.
 
3. 	The post history data evaluation may be performed on an off­
line basis using another computer system.
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4. 	No hardware modifications are needed and no expense would be
 
incured since the runs would be internal. The existing UNIVAC
 
1108 could be used as it exists.
 
5. 	If the tests prove feasable the DDP-224 computer presently
 
attached to the UNIVAC 1108 could be used to.interface with
 
the data bus and checkout system.
 
The SEL 840 MP (Appendix B) was chosen as the 2nd most feasible
 
concept due to the computational ability and the existing software system.
 
This configuration would require the least amount of modifications, would
 
incur the least amount of expense, would provide the best software
 
capability of the small computer concept and could be made operational
 
before any other system proposed. In addition this hardware/software
 
configuration with the existing analog capability provides more-flexibility
 
than any of the other configurations studied.
 
The 	SDS-930/SEL 840A configuration (Appendix A) was chosen as the
 
3rd most likely candidate due to the limited amount of modifications,
 
needed to upgrade the simulator for Shuttle simulation. This configuration
 
provides the least amount of flexibility of all configurations studied
 
and requires a greater expense to incorporate than the multiprocessor
 
proposal (Appendix A).
 
Additional studies were made of larger computer systems in case the
 
Shuttle simulation requires greater computational ability than the previously
 
proposed systems. The results of these studies are included in appendecies
 
C through E.
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Appendix A
 
Proposal
 
Minimum SDS-930 Configuration
 
Al
 
Philosophy of SDS-930 Configuration
 
The SDS-930 computer was chosen as the central processor for the
 
simulator since the software for the simulation has been developed.
 
The proposed hardware changes will have some impact on the existing
 
software in the preprocessing and real time phases.
 
Previous studies of the simulator (Sperry reports 1, 2, and 3)
 
indicate a need for equation response improvements in all areas; part­
ticularly in the solution of analog equations. To meet the response
 
requirements it becomes necessary to improve the equation solution
 
scheme and to perform parallel processing.
 
The proposed hardware and software combination should be adequate
 
With minor modifi­to simulate any individual subsystem on the Shuttle, 

cations to the existing SDS/RCA interface equipment the SDS-930 should
 
be capable of communicating with a checkout computer via the data bus.
 
The SDS-930 is capable of formatting and commutating the data, eliminating
 
Since the Shuttle computer
the need for an additional interface computer: 

configuration and I/O data format has not been firmly established, the
 
modifications required of the SDS interface link cannot be detailed at
 
this writing. The hardware modifications for the existing SDS data
 
link, excluding the actual data bus interface has been estimated at $7,000."
 
Proprosed Scheme
 
Since an improvement in simulation response is needed the hardware
 
This configuration
configuration in figure A2 has been proposed. 

incorporates all of the improvements suggested in Sperry reports I
 
through 3.
 
The SDS-930 will be used as presently configured with additional
 
transfer buffers on W channel, and shared memory modules and a shared
 
No major modifications
clock on E channel as indicated in figure A2. 

are required of the SDS-930 computer.
 
The minimum configuration proposed is the SDS-930 computer with
 
an SEL 840 computer and associated periperal equipment as a slave
 
The SEL 840A was chosen because of its I/0 capability
processor. 

A2
 
and the available floating point hardware. Any 24-bit machine with
 
comparable I/O structure, speed, and computational ability may be used.
 
In general, the SDS-930 computer will process all switch actions
 
(card reader input), discrete functions, and timed discrete equations.
 
In accomplishing the latter the SDS-930 will use the existing DEE-6
 
simulator clocks. The equations to be processed by the SDS-930 may be
 
listed as follows:
 
Type
 
S Switch
 
XXXK 
A Discrete In
 
xxxx
 
BS Discrete In
 
D xxxDDAS Discrete
 
X Discrete Out
 
xxxx
 
Yx Discrete Out
 
V (Discrete) Internal Variable
 
'(xxx
 
C Segment Status (for analog)
 
is an analog status variable introduced
The last variable C 

to eliminate the amount of variable status checking and data transferring
 
by the SEL 840A computer. As an example the following equation is
 
given:
 
Exxxx = A1 * B1* VI*A3 0 * B 3 0 /analog args/$
 
C
 
xxxx
 
In the proposed scheme the SDS-930 will solve one additional
 
discrete equation of the form;
 
Cxxxx A1 B1 1 A30 B30 
A3
 
This eliminates the need of the SEL 840A computer acquiring all of
 
The SEL 840A
the individual status variables from the SDS-930 computer. 

would now need to check only one status (Cxxxx) located in the shared
 
memory module. The analog equation would reside in the SEL 840A
 
computer in the form of;
 
Exxxx Cxxxx/analog args/$.
 
Since the Cxxxx equation would be a cross reference of all variables
 
affecting it, the burden of establishing the status of the variable Cxxxx
 
the SDS-930 computer thus enhancing the analog computational
would be on 

ability of the SEL 840A.
 
To adequately simulate a subsystem it is necessary to maintain
 
all of the equations in core memory. A study was performed to determine
 
the present simulator software. In addition;
what impact would be made on 

to reducing the present equation length by using relative addresses for
 
equation ID, and reformatting the equations, a number of subroutines
 
may be completely eliminated from the real time program. For a detailed
 
explanation of the equation formatting see Sperry Report 3, CSC Insert,
 
Section 2.
 
A functional drawing (Figure Al) has been included to define the
 
data exchanges between processors and the types of solutions each
 
processor performs. In the functional diagram a second variable (T)
 
has been introduced and will be solved by the SEL 840A processor. The
 
equation represents a threshold analog equation of the form;
 
Txxxx = Exxxx//pick-up, drop-out//$ cross references
 
In essence the analog equation Exxxx has passed through a threshold
 
value when the equation Txxxx is scheduled for evaluation. When this
 
occurs the SEL 840A checks to see what cross references are affected by
 
the threshold crossover. If the cross references are discrete equations
 
their ID's (P. C./Rel-Addr) are sent to the Queue of the SDS-930 computer
 
and if the cross references are analog equations their ID is scheduled in
 
the Queue of the SEL 840A.
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Data Exchange
 
The simulator has been configured to minimize data exchange between
 
processors. To accomplish this endall discrete equations and timed
 
discrete equations are processed in the SDS-930 while the analog equations
 
and threshold equations are processed in the SEL 840A computer (igure Al).
 
The new variables (C and T) have been introduced to aid in optimuizing
 
the simulation language.
 
The arguments to be passed between processors via the isolation
 
buffers will consist of one coded word per queue entry. The word will
 
be transmitted (only when buffer is empty) simultaneously with an interrupt.
 
The argument will consist of a Processor Code (P.C.) and Relative Address
 
of the equation to be solved. The receiving computer will fetch the
 
argument, making the isolation buffer available for further transmission,
 
and place the equation in the proper queue to be solved.
 
The shared memory devices will be pulse isolated devices and will
 
be addressable by either processor as a unit device. Shared memory
 
device I will contain the status of the following variables;
 
Shared Memory 1: 	 E Status
 
F Status
 
T Status
 
C Status
 
Shared memory module 2 will maintain the floating point values of
 
the E and F analog equations with two words per value (SEL 840A format).
 
The SEL 840A will notify the SDS 930 (Group/Sub-Group) when an analog
 
equation has changed value (+5 millivolts) and the SDS-930 will fetch the
 
floating point value from the shared memory, convert to a fixed point
 
value, format the variable, and seat in the proper table for commutating
 
via the SDS interface to the data bus interface.
 
Provisions have been made for recording all values on history
 
tapes (Figure Al). The history tape will consist of 4 word records of
 
the following format for each of the processors;
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DISCRETE FORMAT ANALOG FORMAT
 
Word 1 Time Time 
Word 2 Identification Identification
 
Word 3 Old Status Old Value
 
Word 4 New Status New Value
 
The history tape capability has been included as a convenient means of
 
analyzing the subsystem simulation performance. As such, a shared
 
time of day clock has been included in the design and will be used to
 
read the nearest 0.1 millisecond.
 
Provisions should be included in the software to select individual
 
variables to be recorded on the history tape. This is a necessary
 
feature as the recording process of "all" variables degrades the computa­
tional ability of the simulator considerably. To achieve this goal ,it
 
would be necessary to update the individual equations via the card
 
reader prior to the real time simulation.
 
The suggested means of selecting the variables to be recorded is
 
by setting or resetting the sign bit of the first word (word 0) of the
 
individual equations. The normal state (+) would inhibit the recording
 
and the opposite state (-) would permit recording. With such a scheme
 
no recording would take place unless the operator has taken positive
 
action (card deck) in requesting the record.
 
Analog Clocks
 
In keeping with the scheme of external clocks for analog equations,
 
three clock controllers and associated clocks would eliminate table
 
compressing for expired analog equations and would enhance the analog
 
simulation capability of the simulator.
 
The external clocks consist of three individual control units and
 
a number of associated clocks. The nominal number of clocks has been
 
set at 8 per unit however the capability can be expanded to 15 per unit
 
for a maximum of 45 active analog equations. It is anticipated that this
 
is the maximum number of equations that the processor could handle.
 
The equations are to be assigned so that the equations having the
 
smallest At (10 ms) will have the highest priority. These equations will
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be associated with interrupt Group 1, levels i through 15. The next set
 
of equations will have a At of 20 milliseconds and will be associated with
 
interrupt Group 2, levels I through 15. The third group of clocks have
 
a variable At setup by the processor and have the largest At and the least
 
priority. The priority arrangement has been chosen to give the highest
 
frequency equations the greatest priority.
 
The clock controllers will be designed to have available on
 
request from the computer, the highest priority clock not in use. For
 
devices 21 and 22 the clock will'become active on request and will
 
continue interrupting the processor every At time until the clock is
 
halted. Device controller-23 will operate in a similar manner however
 
the clock will not become active until the desired At is sent to the
 
available clock.
 
Shared Memory
 
The shared memory controllers will be identical in design and will
 
contain the necessary status values in unit 11 and the analog values (in
 
double word format) in unit 12. The devices will communicate via pulse
 
isolation devices to eliminate ground loop problems between the processors.
 
Analog Capability
 
The analog computer has been included as a possible addition only.
 
Standard interface designs for the SEL 840A exist for most of the popular
 
analog computers available. The digital-to-analog and analog-to-digital
 
converters are off the shelf items available from SEL.
 
Estimated Cost (Minimum Configuration)
 
It is assumed that a SEL 840A computer and associated perperials
 
are available for mating to the DEE-6 Simulator. The periperals have
 
been assigned unit numbers to conform to the logical device number (LDN)
 
assignments within the SEL 840A Executive software.
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The special devices have been given available device numbers as
 
indicated in figure A2 and the estimated cost of the devices is as
 
follows;
 
Assignment Description 	 Material Cost
 
Unit #20 Double Buffered Clock $'2,300
 
Unit #24 Isolation Buffer I 1,500
 
Unit #25 Isolation Buffer 2 1,500
 
Unit #21 Clock Controller 1 2,000
 
Unit #22 Clock Controller 2 2,000
 
Unit #23 	 Clock Controller 3 2,000
 
Fixed At clock units (30) 2,000
 
Programmable clock units (15) 2,000
 
840A Interrupt modules (2) 5,000
 
(Group 2 and 3)
 
Unit #i1 	 Shared Memory Controller 1 1,500
 
Unit #12 	 Shared Memory Controller 2 1,500
 
Shared Memory Module 1 11,000
 
Shared Memory Module 2 11,000
 
SDS Hardware Modifications 7,000
 
Total Material Cost $52,300
 
(Minimum Requirement)
 
Manpower Requirement
 
A table has been included to reflect the manpower requirement
 
needed to incorporate the modifications previously described. A
 
definition of 	responsibilities is included for each position.
 
Systems Analyst
 
Function:
 
1. Develop new software concept.
 
2. Define detailed hardware changes.
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3. 	Insure integration of hardware'and software.
 
4. 	Provide a math model'.
 
Programmer
 
Function:
 
1. Incorporate new software scheme.
 
2.' Assist in hardware interface checkout (diagnostics)
 
3. 	Aid in analyzing math model.
 
Engineer
 
Function:
 
I. 	Design special units.
 
2. 	Provide design modifications for existing SDS
 
interface.
 
3. 	Aid technician in hardware checkout.
 
4. 	Assist in system integration.
 
Technician
 
Function:
 
1. 	Wire special units.
 
2. 	Modify SDS data link
 
3. 	Assist engineer in checkout
 
The projected manpower effort to incorporate the modifications and
 
nrovide system integration is;
 
Systems analyst 18 man months
 
Programmer 18 man months
 
Engineer 12 man months
 
Technician 12 man months
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Appendix B
 
Proposal
 
SEL 840 Multiprocessor
 
BI
 
Philosophy of SEL 840 MP Configuration
 
The SEL 840 MP configuration was chosen as a possible candidate for
 
simulating the shuttle subsystem(s), using the MARDSLVC simulation
 
language. The multiprocessor arrangement was chosen over the SDS 930
 
configuration due to the expanded memory capacity and parallel processing
 
capability.
 
The 840 MP is especially attractive for simulating analog functions
 
(as defined in the MARDSLVC language) because of the floating point
 
hardware. In addition, the memory available should be large enough to
 
maintain the data base of any Shuttle subsystem. This in itself is an
 
important feature as pointed out in previous reports.
 
The existing 840 MP is configured as needed except for the additional
 
clocks needed for each of the processors, and the I/0 computer needed for
 
recording history data and communicating with the data bus. Not drawn in
 
figures BI and B2 is the CI 5000 analog computer and computer controller
 
associated with the SEL 840 MD. The interface for the analog computer
 
has been built and debugged and is addressed as unit 27 in the SEL addressing
 
scheme. The associated converters (A/D and D/A) have been installed
 
in the processor and are addressed as units 16 and 17 respectively. This
 
added analog capability would enhance the simulation of the vehicle
 
subsystems since the higher frequency equations could be handled by the
 
analog computer.
 
The solution of the equations will be broken into 3 catagories;
 
(I) discrete, (2) timed-discrete, and (3) analog. The discrete equations
 
and timed discrete equations will be processed by multiprocessor 0. The
 
stimuli for initializing the equations will be from the switch action
 
profile from the SEL 810A processor or from the discrete function from the
 
data bus and I/0 computer. The types of equations to be processed by
 
processor stage 0 are;
 
S Switch
 
xxxx
 
A Discrete In
 
xxxx
 
B Discrete In
 
xxxx
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D DDAS Discrete
 
xxxx
 
X Discrete Out
 
xxxx
 
Y Discrete Out
 
xxxx
 
V Internal Variable
 
xxxx
 
C Segment Status
 
xxxX
 
The C status is a new variable introduced to eliminate the enormous
 
amount of data passing that would otherwise be required. The variable C
 
in itself represents the status (off or on) of an analog segment and is
 
processed by processor 0 since it is a discrete function. An example
 
is introduced here to clarify the use of the new variable.
 
The new equation scheme will require one status for each segment
 
of an analog equation. Therefore in the equation;
 
Exxxx = AI * BI * V 1 A30 * B 30/analog args/$
 
C 
xxxx
 
the new variable C is introduced to replace the previous status variables-,

'cxxx
 
thus eliminating the need of the analog processor (processors I or 2) of
 
determining their status. It now becomes necessary for processor stage 0
 
to determine the value of the status variable (C
Sxxx 
) and update the values
 
in shared memory when required.
 
The analog processors would be required to check only one status
 
variable of the equation;
 
Exxxx Cxxxx/analog args/$
 
thus enhancing the analog computation capability considerably. Since
 
Processor Stage 0 will solve all equations of the form;
 
Cxxxx = A1 * BI * VIk A30 
t B30 $C.R.
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the analog processors would be relieved of this burden and the amount of
 
data exchanges between processors would be reduced considerably.
 
Extensive studies of the MARDSLVC simulation language has proven
 
the need for maintaining the entire subsystem data base in core memory.
 
If this scheme is adopted many of the subroutines presently being used
 
may be elimfnated. In addition, many of subroutines used for processing
 
the new equation format
the equations may be reduced in length due to 

The
developed by CSC (See Sperry Report 3, CSC Insert, Section 2). 

equations themselves will be reduced in length due to the new equation
 
format.
 
The functional drawing (figure B1) has been included to define the
 
data exchanges between processors and the types of solutions each processor
 
.performs. The functional diagram delineates two processors for the
 
solution of analog equations; one processor dedicated for analog solutions
 
of odd numbered ID's and a second processor for analog solutions of even
 
This parallel method of solving analog equations will
numbered ID's. 

both increase the number of analog equations that may be processed, and
 
increase the maximum frequency of the equations in themselves.
 
The analog processors will use the status variables (Cxxxx) within
 
the shared memory to determine the status (true, false) of each segment of
 
These status values were previously established by
the analog equation. 

Processor Stage 0. The analog processors will then solve the scheduled
 
store

equation, set the analog status (E status, F status to off or on), 

the floating point values in'shared memory, and present a 4 word record
 
to the I/0 computer in the following format;
 
Format
 
Word 1 Time 
Word 2 Identification 
Word 3 Old value 
Word 4 New value 
The analog processor in addition to solving the analog equations
 
will solve one additional equation termed the Threshold or T type equation.
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The Threshold equation is of the form;
 
T = E //Pick-up, Drop-out//$ C.R.
 
Xxxx xxxx
 
and schedules the additional equations (cross references) for evaluation
 
whten the analog equation (Exxxx) passes through a threshold value (pick-up
 
value or drop-out value).
 
Multiprocessor Stage 0 will be responsible for all discrete and
 
timed discrete equations and will send 4 word history records to the
 
I/O computer in the following format:
 
Format
 
Word I Time 
Word 2 Identification 
Word 3 Old Status 
Word 4 New Status
 
The I/0 computer (SEL 840A or equivalent) will be responsible for
 
recording the data.
 
In a real time simulator the logging of data should be minimuized
 
to the greatest extent possible. This is imparative with the MARDSLVC
 
simulation language since there are an enormous amount of variables
 
processed. For this reason it becomes necessary to make the variables
 
to be recorded be selective prior to the realtime simulation. Provisions
 
should be incorporated in the hold mode of the simulation to suppress
 
all recording unless positive action has been taken (card deck) specifing
 
the variable to be recorded. In the case of analog equations, an additional,
 
input should be required specifying the limits for recording analog values.
 
The suggested means of selecting the variables to be recorded is
 
by setting or resetting the sign bit of the first word (word 0) of the
 
selected equation. The normal state (+) would inhibit the recording and
 
the opposite state (-) would permit-recording. In the case of analog
 
equations the limit set for recording would have an additional effect.
 
With such a scheme no recording would take place unless the operator
 
has taken positive action.
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Clock Structure
 
Two clock subsystems and corresponding interrupts will be used with
 
processor stages 1 and 2 to aid in solving analog equations. The clock
 
subsystems (type B) will automatically assign equations with the smallest
 
At the highest priority within the clock subsystem. The device will then
 
notify the computer of the assigned clock so there will be a correlation
 
between the equation ID and the clock assigned. The combined clocks
 
and interrupt structure will provide for a maximum of 90 analog equations
 
to be active at a given time.
 
An additional clock subsystem (type A) will be supplied for use by
 
Multiprocessor Stage 0. This subsystem will be used for timed discrete
 
functions and will be limited to 20 bits in length with a clock rate of
 
1 KHz. The interrupts will operate on a priority scheme with a maximum of
 
45 timed discrete functions with associated interrupts.
 
Shared Memory
 
The shared memory capacity of the SEL 840 MP is expandable from 8 K
 
to 65 K words in 8 K increments. The following status tables .are included
 
in the shared memory and are addressable by all 3 processors;
 
E Status 
F Status 
T Status 
C Status 
E Values (2 floating point words) 
F Values (2 floating point words) 
The shared memory of course can be accessed by only one processor at a
 
given time and this is done on a priority basis.
 
Buffers have been provided between the individual multiprocessor
 
stages to allow data transfer between processors without using the shared
 
memory. This scheme would allow data transfer between processors and
 
would still permit the 3rd processor to access shared memory.
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History Buffers
 
Isolation buffers will be provided between the multiprocessor
 
stages and the I/0 processor and will be used for-transferring history
 
data in 4 word records. The data will be sent/received using the block
 
transfer channels (BTC) of the SEL processors.
 
Input-Output Processor
 
The I/O processor will have a duplicate discrete status buffer and
 
a table containing fixed point values for all analog (external or E type)
 
equations. The discrete values will be refreshed each time processor 0
 
sends over the four word record representing a change in the discrete
 
status. The analog table will be refreshed each time an analog equation
 
is solved.
 
The I/0 processor will be responsible for receiving the stimuli
 
from the data bus and checkout computer and notifying Multiprocessor
 
Stage 0. In addition the I/0 computer will be responsible for formatting
 
the analog data and commutating the data to the data bus. The analog data
 
that is formatted and output will be the last calculation performed by
 
the analog processors.
 
Minicomputer
 
The SEL 810A computer has been interfaced with the SEL 840
 
multiprocessor and serves a useful function in both the real time and post
 
simulation phases. In the real time phase the 810A computer will simulate
 
manual switch actions by reading a switch action deck in a pre-simulation
 
phase and using the available clock will present a switch action profile
 
to Multiprocess Stage 0. Multiprocessor Stage 0 in turn will use the
 
switch input to trigger additional equations.
 
In the post simulation phase the 810A processor with the display may
 
be used for monitoring the history tape and analyzing particular plots.
 
If so desired the history tape could be used for monitoring a certain
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variable, recording the value of the variable within certain time limits
 
on a second tape, and obtaining a hard copy of the plot on the Benson-

Lehner 120 Plotter (Reference 5).
 
Multiprocessor Advantage
 
The multiprocessor configuration has a definite advantage over the
 
SES proposal (Appendix A) in several areas. Besides adding an additional
 
processor for -parallel processing of analog equations, the software
 
system of the 840 IMP is developed to aloow in-line assembly language
 
coding in the Fortran compiler. This is an expecially attractive feature
 
as the subroutines for the simulator may be easily written in Fortran
 
and the bit manipulation requirement can be handled by in-line assembly
 
language coding.
 
The memory capacity of the multiprocessor is 32 K words of private
 
memory plus 65 K of shared memory between processors for a total of
 
163,840 words. A memory capacity of this magnitude should be capable
 
of maintaining the data base of a shuttle subsystem in resident care
 
memory.
 
The existing floating point hardware is far superior to the software
 
.subroutines or Programmed Operators (POP) of the SDS-930. This is a
 
most improtant feature in solving analog equations. The subroutines that
 
were coded for the DEEL6 simulator for this floating point operation
 
consume a great deal of time.and should be eliminated. (See Sperry report
 
SP-209-0339-1, Appendix A, page 12.)
 
The clocks in the SEL 840 MP system are external eliminating the
 
updating of memory cells within the processor. This in itself eliminates
 
cycle stealing from the processor for the prupose of updating clocks, and
 
permits the processor to spend more time processing equations.
 
The external clock and priority interrupt configuration will reduce
 
the number of redundant tables presently being used for processing the
 
analog equations. The single most important feature however would be
 
eliminating the need for compressing corresponding clock tables when an
 
analog equation or discrete equation has expired. This single improvement
 
justifies the expense of external clocks.
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The SEL 810A processor presently attached to the SEL 840 HP would
 
enhance the post simulation phase considerably by aiding in data reduction.
 
A great deal of analysis could be performed by a single stage of the
 
1P system and the SEL 810A display system and this display feature in
 
conjuction with the Benson-Lehner Plotter Routine (Reference 5) would
 
be a valuable tool in data reduction.
 
Analog Capability
 
An analog controller and C15000 analog computer is presently
 
configured to the 840 NP system. This additional analog capability
 
could be used if required.
 
Estimated Cost
 
The greatest part of the simulator has been configured leaving the
 
interface linkage, clocks, and expanded memory requirements as the only
 
expense. No modifications to the multiprocessor would be required; only
 
additional units would be added and the memory expanded to meet the simu­
lation requirements. The estimated cost for upgrading the simulator to
 
meet the shuttle requirements would be;
 
Total Material Cost
 
Memory expansion 8 K modules (1) $21,000 
B Type clock subsystems (2) 6,000 
A Type clock subsystem (1) 2,000 
History buffers to SEL 840 (3) 3,000 
Multi-buffered clock (1) 2,000 
Buffers between P stages (6) 2,000 
Total 36,000 
Manpower Requirement
 
A table has been included to reflect the manpower requirement needed
 
to incorporate the modifications proposed. A definition of responsibilities
 
is included for each position.
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Systems Analyst
 
Function:
 
1. Develop new software concept.*
 
2. Define detailed hardware changes.
 
3. Insure integration of hardware and software..
 
4. Provide a math model.
 
Programmer
 
Function:
 
1. Incorporate software scheme.
 
2. Assist in checkout (diagnostics).
 
3. Aid in analyzing math model.
 
Engineer
 
Function:
 
1. Design special units.
 
2. Assist in system integration.
 
Technician
 
Function:
 
1. Wire special units.
 
2. Assist ii checkout.
 
The manpower effort to incorporate the modifications and provide
 
system integration would be;
 
Systems Analyst 12 man months
 
Programmer 12 man months
 
Engineer 3 man months
 
Technician 
 4 man months
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Proposal
 
Univac 1108
 
Cl 
The system proposed by Univac is a stripped down version of the
 
existing 1108 multiprocessor system located at the Computation Laboratory
 
It is a three multiprocessor
of the Marshall Space Flight Center. 

The core memory is
configuration equipped with 262K of core memory. 

shared by all of the multiprocessors, and is provided in 65,536 word
 
The system as proposed offers several attractive features:
increments. 

1. The simulation concept can be tried out on the existing Univac
 
1108 multiprocessor system before the procurement of any hardware. In
 
this fashion a more definite hardware requirement can be established
 
and only those items necessary for the simulation can be procured.
 
All eight of the shuttle subsystems can be simulated simultaneously
2. 

by the proposed system providing for a more accurate checkout of the soft­
ware. 
3. The system can be consttucted from existing off the shelf
 
hardware with proven histories of reliability.
 
4. The system features modular construction which allows for ease
 
in expandibility and maintainibility.
 
To determine the feasibility of the proposed system three test
 
programs were run in real time on the existing 1108 multiprocessor system
 
All three test programs specified
located a the computation Laboratory. 

the solution of polynomial-type analog equations. Each analog equation
 
had one "OR" term and three status variables. The three test programs
 
scheduled-the simultaneous evaluation of 5, 26, and 51 analog equations
 
The first two test programs specified are evaluation
respectively. 

interval of 5 milliseconds. The evaluation interval for the equations
 
of the third test program was varied. Five equations specified an
 
evaluation interval of 5 milliseconds, 20 equations specified 20 milli­
seconds, and 26 equations specified an evaluation interval of 40 milli­
seconds. The evaluation results were recorded on a magnetic drum for
 
the first two test problems and one magnetic tape for the third program.
 
FORTRAN wasused for the evaluation of all the programs.
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The post history analysis of the test programs revealed that the
 
1108 system solved all equations correctly. Each evaluation took
 
approximately 0.5 millisecond. The Univac people fe-lt that the
 
solution time could be improved if assembly language programming was used
 
exclusively and if the system was solely devoted to the solution of the
 
equations. i.e., the system was not time shared.
 
Following is the Univac proposal for Shuttle Simulator.
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1.0 INTRODUCTION
 
The 	UNIVAC 1108 Multiprocessor System has been selected for the Shuttle
 
Simulator. This choice of hardware is based on preliminary technical
 
discussions with the -studycontractor. At the same time, it is under­
stood that the simulator requirements are still fluid, and the Univac
 
configuration may change as more visibility is gained into the system
 
requirements. - This is highly important from a system cost factor if an 
1106 Processor and memory could be used in lieu of the 1108 Processor and
 
its 	memory. The use of an 1106 processor represents approximately 1.5
 
million dollars reduction in hardware costs. The only difference between
 
the 1106 and the 1108 is the cycle'time. The 1106 is half as fast as the
 
1108 with both using the same operating system and peripheral subsystems.
 
The capabilities of the 1108 hardware and software makes it unnecessary
 
to add additional hardware for the simulator operation. The use of
 
external control clocks is not required with the 1108 System. This is
 
an intrinsic capability of the 1108 operating system. Plus, sharing of
 
th 262K core memory between all three 1108 Processors eliminates the
 
need of a 8K shared memory.
 
The 	system hardware cost does not include an I/O computer and its interface'
 
box, although the 1108 System has available at present a handler for such
 
devices. The I/O computer and its interface box would be quite similar to
 
that already available and interfacing with the 1108 System on a real time
 
basis at MSFC.
 
The availability of the UNIVAC 1108 System at MSFC would make the system
 
development of the Simulator very timely. This would allow software
 
development to go forward without a pressing hardware operational date.
 
The 	information contained in this report includes the following:
 
1. 	Original Simulator flow diagram received from the study
 
contractor (Figure 1).
 
2. 	Univac hardware configuration diagram (Figure 2).
 
3. 	Table of Univac hardware versus System requirements.
 
4. 	Univac hardware cost.
 
5. 	Description of each major piece of Univac hardware to be
 
used in the Simulator.
 
All 	items described in this report are standard off-the-shelf Univac hardware
 
appearing in the current GSA Federal Supply Schedule, GS-00S-84538. The
 
normal delivery time for the hardware is 90 to 120 days, except for the
 
Central Processing Units. The CPU delivery time may require a maximum of
 
six 	months.
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1108, 3xO SYSTEM COST
 
Type or Qty Purchase Monthly Monthly 
Feature No. Description Req. Price Rental Maintenance 
F1053-99 1108 Multiprocessor 3 1,888,200 43,200 6,975 
4009-99 Display Console 3 97,875 2,250 750 
7005-70 262K Core Memory 1 1,830,000 41,765 2,490 
2506-00 1108 Availability Control 
Unit (ACU) 1 52,200 1,200 115 
0954-99 Multi-Module Access (MMA) 3 169,650 3,900 150 
F0879-00 MMA Expansion 3 7,800 240 
0955-04 Shared Peripheral 
Interface (SPI) 3 58,725 1,350 75 
0955-05 SPI Cabinet Expansion Kit 3 52,200 1,200 60 
F0789-00 SrI Expafision from 
2 to 3 cpu's 3 10,440 240 50 
F5012-00 FH432/FH1782 Drum 
Control Unit 1 82,515 1,885 260 
F0929-00 Write Lockout Capability 1 1,040 25 5 
F0930-00 Second cpu Interface 1 17,905 415 25 
F0930-01 Third epu Interface 1 2,675 65 5 
F6015-00 FH1782 Drum Unit 1 117,210 2,680 260 
5008-12 VIII C Control 1 62,430 1,430 120 
F0627-04 Translator 1 4,410 105 5 
0859-00 Uniservo 8C, 7 Track Non 
simultaneous 4 129,940 3,000 440 
3030-02 9300 Processor i 26,500 605 150 
7007-08 Storage - 8K 1 23,230 530 45 
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L108. 3xO SYSTEM COST (Continued)
 
Qty Purchase Monthly Monthly
Type or 

Req. Price Rental Maintenance
Feature No. Description 

1 6,315 145 60
 0711-02 Card Reader 

1 6,315 145 60
 0603-04 Card Punch 

1 3,415 70 25
3536-98 Uniscope 100 

1 1,280 40
Interface - Cpu 

F1241-01 Character Gen Expansion
 
F1245-05 

1 720 15
 64-96 

F1242-02 Keyboard, Alpha Numeric/
 15 ----­1 425
Numberic. 

8,920 205
F1095-02 1108/9000 ICCU 1 

$4,662,745 $106,720 $12,170
Totals 
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SIMULATOR REQUIREMENTS VERSUS UNIVAC HARDWARE
 
CONFIGURATION
 
Simulator Requirements
 
Per Figure 1 

Multiprocessor #0 

Mulviprocessor YA1 

Multiprocessor #2 

Real Time Clock 

LSI Memory Arrays, 0, 1, 

and 2, 8K shared memory 

Programmed Controlled 

Clocks 

Buffers 

Keyboard and Teletype
 
and Console 

Peripheral Switch 

Minicomputer Real Time 

Switch Action Profile 

Minicomputer Post Process-

ing History Data Display 

Disk Control and Storage 

Line Printer, Card 

Reader, and Card Punch 

I/0 Control Computer 

Univac Hardware Configuration Per Figure 2
 
1108 Multiprocessor
 
1108 Multiprocessor
 
1108 Multiprocessor
 
Standard equipment with 1108 Processor
 
Included in'262K, 36 bit word shared memory with
 
overlapping and interleaving capability
 
Function-of 1108 operating system Real Time
 
Clock routine
 
Not required because each processor has access
 
to 262K shared memory
 
Standard equipment with 1108 Processor
 
Shared Peripheral Interface (SPI) controls the
 
access of the three (3) cpu's to the units in a
 
shared peripheral subsystem
 
Function of 1108 operating system Real Time Clock
 
routine and 9300 Card Reader
 
Uniscope 100 interface with single or multistation
 
configuration
 
Fastrand Drum (FH-1782) and control
 
9300 with 600 LPM Printer, 600 CPM Reader and
 
75-200 CPM Punch
 
Any control computer may be interfaced to the
 
1108 Multiprocessor System through a arbitrary
 
device handler
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2.0 SYSTEM DESCRIPTION
 
2.1 General
 
The UNIVAC 1108 System is a general purpose, high performance unit- and
 
multi-processor system, making good use of the latest advances in computer
 
design, systems organization, and programming technology. Its modular
 
structure permits the selection of systems components to fulfill most
 
efficiently the speed and capacity requirements for applications ranging
 
from a basic job-shop system to the comprehensive public utility computing
 
complex.
 
As 	the workload increases, this modularity also enables the addition of
 
input/output subsystems and main storage and even additional processors
 
to provide the full multiprocessor system. Among the principal features
 
of the 1108 System are:
 
o 	Common resource systems organization.
 
Equality among multiple UNIVAC 1108 Central Processors.
o 

o 	Multiple input/output controllers.
 
o 	Large, modular, partity-checked, high speed main storage.
 
o Overlapped and interleaved main storage access.
 
" Redundancy among systems components.
 
o 	Program address relocation.
 
o 	Storage protection.
 
o 	Partial-word addressability in 6, 9, 12, an 18-bit portions as well as
 
full-word (36 bits) and double-word (72 bits) addressing.
 
" 	High speed, random access, auxiliary storage.
 
o 	Privileged mode for the Executive system.
 
o 	Guard mode for user programs.
 
2.2 System Components
 
The UNIVAC 1108 System is organized to allow multiple processors to perform
 
a number of tasks simultaneously under the direction of a common Executive
 
control system. A multiprocessor system requires a much higher degree of
 
modularity in organization than does a unit-processor system. It must be
 
divisible into individual logical components with the following properties:
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" Each system component must have more than one access path.
 
" Priority logic must resolve possible access conflicts.
 
o 	The failure of any individual component must not prevent continued
 
operation of the system.
 
o 	System components must be logically removable for servicing without
 
disabling the system.
 
The system is constructed of six types of components:
 
" Central Processors
 
o 	Input/Output Controllers
 
o Main Storage Modules
 
" Auxiliary Storage Subsystems
 
o 	System Interconnection Components
 
o 	Peripheral Subsystems
 
2.2.1 Central Processor
 
Each processor can perform all functions required for the execution of
 
instructions including arithmetic, input/output, and Executive control.
 
In a multiprocessor configuration, all processors are equal - the test of
 
a true multiprocessor system. Included in each processor is its own set
 
of 125-nanosecond integrated circuit control registers providing multiple
 
accumulators, index registers, input/output access control registers, and
 
special-use registers.
 
2.2.2 Main Storage
 
The main storage of the UNIVAC 1108 System is expandable in 65,536 word
 
increments up to a maximum of 262,144 thirty-six bit words. The main
 
storage read/restore cycle time is 750 nanoseconds. Up to four logical
 
banks for instruction/data reference overlapping provide the capability
 
for an effective cycle time of 375 nanoseconds. In addition, two-way
 
interleaving of storage modules is provided to reduce the probability of
 
access conflicts.
 
2.2.3 Auxiliary Storage
 
The auxiliary magnetic drum storage subsystems are an integral part of
 
each UNIVAC 1108 System. Up to eight FH-432 or FH-1782 magnetic drums, or
 
any combination of the two types, amy be attached to one or two control
 
units. Both types of drums can transfer data at 1,440,000 characters per
 
second. The average access time of the FH-432 is 4.3 milliseconds, that of
 
the FH-1782 is 17 milliseconds.
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2.2.4 Interconnection Components
 
It is an essential characteristic of multiprocessor'systems that there
 
must be provision for sharing of all of main storage and all 1/0 subsystems
 
by all processors in the system. This sharing must be on the basis of both
 
established priorities and reactive priorities that may change during
 
processing. In the 1108 System, Multiple Module Access Units (MMA) provide
 
this access to the storage modules by several processors, and the Shared
 
Peripheral Interface (SPI) similarly enables the sharing of I/0 subsystems.
 
2.2.4.1 Shared Peripheral Interface
 
The Shared Peripheral Interface (SPI) controls the access of up to four
 
Central Processors (CPU) and Input/Output Controller I/0 channels to the
 
units in a shared peripheral subsystem. Access to shared peripheral
 
If two requests
subsystems is determined primarily by time of request. 

are made simultaneously, the Central Processor or Input/Output Controller
 
on the lower numbered SPI Input/Output channel receives priority. In
 
case of a busy condition, or a priority conflict, the Executive automatically
 
stacks the request until the SPI channel is available. First-level queuing
 
is handled in the SPI itself. The Executive stacks longer queues and keeps
 
track of the number of I/0 function requests outstanding.
 
Input/Output subsystems may be either single- or dual-channel. Single­
channel subsystems perform one I/0 operation at a time and therefore
 
require one control unit, one I/0 channel, and, in multiprocessor systems,
 
only one SPI. Dual channel subsystems can execute two operations simultane­
ously using different peripheral units in the subsystem. Both of these
 
operations may originate in the same processor or they may come from
 
different processors.
 
can be connected to such a dual-channel subsystem
Different processors 

through two SPI Units. Two input/output channels from each Processor or
 
The failure of an SPI or
Input/Output Controller take separate paths. 

one of the pair of Control Units affects only one of the two paths to a
 
peripheral subsystem. Therefore, all peripheral units are still accessible
 
through the second SPI and Control Unit.
 
2.2.4.2 Multiple Module Access Unit
 
The Multiple Module Access Units (MMA) allow the sharing of individual
 
storage modules by up to three Central Processors and two Input/Output
 
Controllers on a fixed priority basis.
 
The MMA recognizes the storage access requests on a priority basis with
 
the lower channel retaining the higher, priority. Input/Output Controllers
 
which require higher priority are therefore connected to the lower numbered
 
interfaces. Upon recognition of a storage access request the MMA connects
 
the address lines, the CPU or IOC data lines, and the write control signals
 
The MMA then sends the storage acknowledgement back
to the storage module. 

transfer
to the recognized processor and provides the drive necessary to 

the data to the processor requesting it.
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2.2.4.3 Availability Control Unit
 
Because of the system availability requirement the multiprocessor system
 
must have a means for partitioning the system for specific jobs or for
 
maintenance purposes. The Availability Control UnitC(ACU) performs this
 
and related functions as follows:
 
Partitions the multiprocessor system hardware into independent systems.
 
e Takes units off-line for maintenance without disrupting operation of
 
the rest of the system..
 
o Protects main storage in event of a power failure in the CPU or IOC.
 
O Automatically initiates a recovery sequence after a failure.
 
The ACU partitions the hardware into specific configurations by disabling
 
and enabling the interface between units. It can set up as many as three
 
logically independent configurations which run concurrently under control
 
of the Executive system. The possible configurations can be pre-specified
 
for a given site; At the same time the ACU can take units off-line for
 
maintenance.
 
The ACU is an independent unit with its own power supply logically
 
situated between the peripheral subsystems, the central processors,
 
input/output controllers, and main storage. It can interface with three
 
Central Processors through one I/0 channel of each, two TOC's, four banks
 
of main storage, and six multiple-access peripheral subsystems. Additional
 
peripheral subsystems, to a maximum of 24, can be added in groups of six.
 
The ACU includes a control panel, physically located at the operator's
 
console, that indicates all partitioning currently in effect and also
 
shows which units are off line. It also has manual controls to switch
 
units on or off line.
 
The automatic recovery sequence is based on a resettable system timer
 
in the ACU. The period of this timer can be set to times varying from one
 
to fifteen seconds. Unless the Executive system resets this timer within
 
its period, the ACU assumes that a catastrophic malfunction has occurred
 
and it initiates an automatic recovery sequence. The.processor can then
 
interrogate the ACU to determine which units are on line and available
 
for use.
 
2.2.5 Operator's Control Console
 
The UNIVAC 1108 Operator's Control Console subsystem is a free-standing
 
input/output device for directing and monitoring the operation of the CPU.
 
A multiprocessor configuration includes one console subsystem for each
 
CPU. The various activities of the system can be apportioned among the
 
available consoles so that the total system will be utilized to best
 
advantage. The console is always connected to input/output channel 15.
 
Cli
 
The basic Control Console includes the following components:
 
o Keyboard and CRT Display
 
The keyboard and CRT display enable the operator to monitor the
 
The keyboard is a standard four-bank
performance of the system. 

keyboard which can generate 63 Fieldata codes. A row of eight interrupt
 
keys is located immediately above it. The CRT can display 16 lines of
 
64 characters each.
 
" UNIVAC Pagewriter
 
The UNIVAC Pagewriter provides a hard copy of all messages for a
 
permanent record of all completed transactions between the operator and
 
the Executive system. The Pagewriter prints lines of up to 80 characters
 
each at a rate of 25 characters per second.
 
o- Day Clock
 
The day clock on the console displays the time of day in hours,
 
minutes, and hundredths of minutes. It furnishes the time of day to
 
the CPU every 600 milliseconds and sends a day clock interrupt signal
 
to the CPU every 6 seconds. The day clock may be manually disabled
 
from the operator's console.
 
On a multiprocessor system any one day clock may be selected to be
 
active dither externally or by program.
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3.0 MAIN STORAGE
 
3.1 General
 
The main storage of the UNIVAC 1108 Multiprocessor System is a high
 
performance, fast access repository for instructions and-data. Its
 
design fully supports the concepts of multiprogramming, multiprbcessing,
 
modularity, and reliability around which the entire UNIVAC 1108 Multi­
processor System is constructed. Among its featured characteristics are:
 
o 	750 nanosecond read/restore cycle time
 
o 	65,536, 131,072, 196,608, or 262,144 thirty-six bit words
 
a 	Parity checking on all storage references
 
o 	Access by up to three processors and two lOC's
 
O 	 Modular expansion two, four, six or eight 32,768-word modules (one, 
two, three, or four 65,536-word module paris or banks) 
o 	Hardware storage protection - lockout boundaries establishable in
 
512-word increments
 
o 	Relative addressing and dynamic program relocatability through program
 
base registers
 
O 	 On-line serviceability - module pairs may be removed for servicing 
without stopping the entire system 
o 	0verlappixig/interleaved main storage access to boost processor performance
 
and to minimize access conflicts among processors
 
While these features are all discussed generally as storage features,
 
many of them'such as relative addressing, storage protection, overlapping/
 
-interleaving are actually functions of each processor. With proper multi­
processor system organization, the main storage then becomes a set of
 
components of the system which are allocatable in the same manner as
 
peripheral devices. In realizing this objective, the design departs from
 
the traditional close integration of the processor and the storage elements
 
in 	the following ways:
 
o 	The main storage is composed of independently accessible modules, yet
 
it presents a continuous addressing structure to the processors.
 
o 	In order to service more than one processor, a method of establishing
 
priority among processors (CPU's and tOC's) at each module is provided
 
in case two or more processors attempt to reference the same module
 
simultaneously.
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o 	To ensure that a processor will wait for access to storage, the
 
processor and the module communicate on a request/acknowledge basis.
 
With these considerations in mind, the storage modules (via the MMA)
 
become passive components which perform the following functions:
 
O 	 Grant storage access to a number of'processors on a priority basis 
a 	Accept an address from any processor
 
o 	Store or retrieve a word at that address
 
o 	Issue an acknowledgement signifying that a storage reference has been
 
completed
 
o 	Check parity on all data and deliver an interrupt signal to the
 
processor requesting access.should a parity error occur.
 
This processor module relationship has significant advantages for the
 
immediate as well as the future needs of the system. Addition of processors
 
or banks of storage is simplified. It becomes a simple matter to add
 
processors or storage elements, or to replace them with improved equipment,
 
module by module, as technology advances.
 
3.2 Storage Module
 
The basic storage module includes 32,768 words of ferrite core array.
 
Each word is 36 bits long, and carries two additional parity bits in
 
nonaddressable levels, one bit for each half word, The main components
 
of the module are a 15-bit address register, a 36-bit read/restore
 
register, parity checking circuits, and request/acknowlege circuits.
 
The 15-bit address register of each storage module provides addressing
 
for 32,768 words. Since an 18-bit address is generated within the
 
processor at each storage reference, three bits are available for selection
 
of 	one of the eight possible storage modules.
 
Parity is checked on reading or calculated on writing for each storage
 
access. If a parity error is detected, the storage bank sends a parity
 
error interrupt signal to the processor which it is currently serving,
 
and rewrites the word in its incorrect form to ensure subsequent data
 
errors when the word is again referenced. Preservation of the error in this
 
way facilitates fault location, since the Executive can determine whether
 
the failure is transient or is associated with a marginal or complete
 
failure of the module.
 
3.3 Multiple Module Access Unit
 
In 	a multiprocessor system, an MMA unit is connected between each pair of
 
main storage modules and the processors which may reference it. The MMA
 
unit furnishes five priority-ordered processor connection paths (one for
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3.4 

3.5 

3.6 

3.6.1 

each CPU and one for each 10C) to each of the modules of the pair. Should
 
an access conflict occur among processors, the MMA grants storage access
 
to the processor having the highest priority, then the next, and so on.
 
Communications between a processor and a single storage module can, therefore,
 
be asynchronous; if the storage module is busy servicing one processor, a
 
passive wait cycle is induced in others of lower priority that may be
 
referencing it. Because a delay in honoring an input/output transfer
 
can result in an undesirable "go-around" on drum, reread or rewrite on
 
tape, or actual loss of data in the case of real-time input, I/0 Controllers
 
are ordinarily attached to the higher priority inputs of the P2A, followed
 
by CPU's, which have built-in precedence of 1/0 over computational activities.
 
Packaging
 
Two 32,768-word storage modules (module pair) within a single cabinet
 
constitute a bank. An adjacent cabinet contains DC power supplies for
 
operation of the bank and the associated MMA.
 
Storage Capacity
 
Available storage capacity ranges from 65,536 words to the system maximum
 
of 262,144 words, in steps of 65,536 words, according to the following:
 
65,536 words (two modules) - Minimum for unit processor system
 
131,072 words (four modules) - Minimum for multiprocessor system
 
196,608 words (six modules)
 
262,144 words (eight modules)
 
Addressing
 
Two special techniques for referencing the main storage modules are used
 
to increase processor performance and to reduce the occurrence of multi­
processor access conflicts. The first, called overlapping, enables the
 
CPU to retrieve the current operand and the nest instruction simultane­
ously; the second, called interleaving, enables two processors (CPU's, IOC's,
 
or CPU and IOC) to access a pair of modules with minimum access conflicts.
 
Overlapping
 
The CPU can determine whether its current operand and next instruction
 
lie in different storage modules, and if they do it retrieves the two
 
words in parallel, at an effective 100% performance increase.
 
The overlapping feature permits the separation of the instruction data
 
of a program into separate physical banks. Furthermore, the base register
 
of the CPU allows either the instruction or data area of a program to be
 
relocated independently - a significant advantage in storage compacting to
 
overcome program fragmentation.
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3.6.2 Interleaving
 
Interleaving is a method of addressing a main storage module pair (bank)
 
in an even/odd fashion. It significantly reduces storage access conflicts
 
in a multiprocessor system, and thereby increases overall system performance.
 
With.interleaving, one module of a pair contains all even numbered locations
 
and the other contains all odd numbered locations. Thus, in a fully-expanded
 
eight module system, modules 0, 2, 4, 6 are referenced for even addresses
 
while modules 1, 3, 5, 7 are referenced for odd. The even/odd module pairs
 
consist of modules 0 and 1, 2 and 3, 4 and'5, and 6 and 7.
 
For a practical example, substitute the letters A, B, C, D for-the modules
 
contained in two banks, and assume data are being stored sequentially by a
 
program. (The same assumption may be made for instructions being executed
 
sequentially by the same program.) With the overlapping feature, assume
 
processor number 1 starts executing instructions and retrieving data, with
 
the instruction area in bank 1 and the data area in bank 2. For simplicity,
 
assume the starting instruction and data addresses are at even numbered
 
locations. The processor will then reference module A-B-A-B... for sequential
 
instructions, and C-D-C-D... for sequential data locations.. In any single
 
storage interval, either modules A-C 6r B-D will be busy while their alternates
 
will be idle. If another processor starts an identical process, but refer­
encing an odd address to begin with, both processors may run concurrently
 
without one impeding the operation of the other.
 
Assuming that both processors in the above example started at even addresses,
 
the processor with lower priority passively waits one storage cycle after
 
which the two are again in synchronization and may operate simultaneously.
 
3.7 Storage Protection
 
To prevent inadvertent program reference to out-of-range storage addresses,
 
the 1108 Processor includes a hardware storage protection feature. The
 
controlling element in this feature is the Storage Limits Register.
 
'The Storage Limits Resister (SLR) can be loaded by the Executive system to
 
establish allowable operating areas for the program currently in execution.
 
These areas are termed the program instruction (I) and data (D) areas.
 
Before control is given to a particular program, the Executive loads the
 
SLR with the appropriate I and D boundaries.
 
Before each main storage reference, the processor performs a limits check
 
on the address, comparing against the limits of either the I or D field
 
of the SLR. An out- of-limits address generates a guard mode interrupt,
 
thereby allowing the Executive to regain control and take appropriate action.
 
1 7 1- Storage Protection Modes
 
The Executive system can establish two different modes of storage protection
 
by means of control fields in the Processor State Register (PSR). Normally,
 
the Executive itself operates in open mode; that is, the Storage Limits
 
Register may be loaded but the PSR is set to disregard this, and the Executive
 
can reference any location in main storage.
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3.8 
3.7.1.1 Privileged Mode
 
Another mode can be established in the PSR for privileged programs. This
 
privileged mode protects against out-of-bounds writes. Privileged programs
 
(such as real-time programs or Executive-controlled subroutines) may enter
 
non-alterable (re-entrant) subroutines,.which are part of the Executive.
 
Though these privileged programs are assumed to be thoroughly checked out,
 
the system is still fully protected against unexpected occurrences since
 
write protection is in effect.
 
3.7.1.' User Program Mode
 
In the user program mode, read, write, and jump storage protection is in
 
assigned by the
 
effect. Therefore, user programs are limited to those areas 

out-of-limits
If the user program reads, writes, or jumps to an
Executive. 

address, an interrupt returns control to the Executive for remedial action.
 
Read/jump protection allows the Executive to stop the program at the point
 
of error, terminate it, and provide diagnostic information to the programmer
 
thereby minimizing wasted time and smoothing the checkout process.
 
A particular advantage of read/jump protection is that classified (confidential)
 
fully protected from
 programs can be confidently run together; they ar 

audit (inadvertent or otherwise) by other programs.
 
Relative Addressing
 
Relative addressing is a feature of great significance in multiprogramming,
 
time-sharing, and real-time operations, for it allows storage assignments
 
for one program (the one going into execution) to be changed dynamically
 
by the Executive to provide continuous storage for operation of another
 
program, and it permits programs to dynamically request additional main
 
storage according to processing needs. An additional advantage is that
 
systems programs stored in auxiliary storage may be brought in for operation
 
in any available area without complicated relocation algorithms.
 
Relative addressing is provided for through base registers contained within
 
Two separate registers control the basing of the program instruction
the CPU. 

and data bank, and a third register controls the selection of the appropriate
 
base register.
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PERIPHERAL SUBSYSTEMS
 
Available Peripheral Equipment
 
Peripheral subsystems are attached to the 1108 processor or to the
 
independent I/0 controller through general purpose input/output channels,
 
which have no restriction as to the manner in which peripheral subsystems
 
may be attached. The governing factor for peripheral attachment is the
 
transfer rate of the devices in the subsystem. Since .the channels are
 
numbered in order or priority, real time equipment or equipment with very
 
high transfer rates should be attached to the lower numbered channels which
 
have the higher priority.
 
With this adaptable input/output arrangement, the UNIVAC 1108 System can
 
communicate with many real time devices such as analog/digital converters,
 
key sets, communication terminals, tracking and radar systems, display
 
systems, and other information processing systems.
 
FH-1782 Magnetic Drum Subsystem
 
The Flying Head 1782 (FH-1782) magnetic drum is identical to the FH-880
 
drum used on the UNIVAC 1107 Thin-Film Memory Computer except that the
 
storage capacity is 2-2/3 times greater; this increase is achieved partly
 
by an increase in the number of data tracks to 1,536 and .partly by an
 
increase in the recording density. Each track has its own read/write
 
head, and average access time is unchanged at 17 milliseconds.
 
A single FH-1782 drum stores 2,097,152 words, equivalent to 12,582,912
 
characters. Up to eight FH-1782 drums can be accommodated in a single
 
subsystem giving a subsystem capacity of 100,663,296 characters.
 
Uniservo VIII C Magnetic Tape Subsystem
 
A Uniservo VIII C subsystem can have up to 16 magnetic tape units, and
 
can incorporate either one or two Control Units attached to one or two
 
input/output channels for single or dual channel operator.
 
Uniservo VIII C Units may be specified with seven- or nice-track mode.
 
In seven-track mode one parity and six data bits are recorded in each frame
 
across the width of the tape. A single 6-bit alphanumeric character, or
 
a 6-bit binary value may be stored per frame. In nine-track mode one
 
parity and eight data bits are recorded in each frame across the width of
 
the tape.
 
Data packing density is set either by the program or by a manual switch
 
on each unit to either 200, 556 or 800 frames per inch. Physical tape
 
speed is 120 inches per second giving maximum transfer rate of 24,000,
 
66,720 and 96,000 characters per second (in seven-track mode), or bytes
 
per second (in nine-track mode).
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Even higher transfer rates result if 6-bit characters are read or written
 
in nine-track mode. This method of operation yields transfer rates of
 
32,000, 88,960, and 128,000 characters per second.
 
The rewinding rate is 240 inches per second; a full reel of 2,400 feet
 
can be rewound in 120 seconds. The 800 frame per inch packing density
 
will normally be used, the 200 and 556 densities being used only for
 
compatibility purposes.
 
.Reading may take place with the tape moving either forward or backward,
 
an ability valuable for saving rewind time especially during sort/merge
 
operations. Writing takes place when the tape is moving forward only.
 
'Data may be recorded in variable-length blocks under program control,
 
with character and block (horizontal and vertical) parity. A read-after­
write head allows immediate verification of all data written. Under the
 
control of the software Input/ Output Handler, repeated read and write
 
operations are undertaken in an attempt to recover from an error.
 
Programming problems with this tape subsystem are insignificant since the
 
Control Unit, combined with the Executive Input/Output'Handler, deals
 
with all operations except the system response to a nonrecoverable error.
 
Uniservo VIII C Magnetic Tape Units are fully compatible with IBM 727,
 
729 Mod I through VI, and 7330 units in seven-track mode, and with IBM 2400
 
series Models I through 3 units in nine-track mode, and with industry­
compatible units produced by other manufacturers. The Uniservo VIII C
 
control unit can be furnished with a hardware translator to convert between
 
tape code and Fieldata code, thus ensuring tape compatibility Among
 
installations.
 
Two different Uniservo VIII C tape subsystems are available: the Uniservo
 
VIII C/VI C subsystem and the fully simultaneous Uniservo VIII C subsystem.
 
Uniscope 300 Visual Communication Terminal Subsystem
 
The UNIVAC Uniscope 300 Terminal is designed for applications requiring
 
direct user interaction with the central system. These Terminals can
 
be located at or near the site, or they may be operated as remote stations
 
over standard data communication facilities.
 
The Uniscope Terminal itself includes a keyboard and CRT display, a core
 
storage unit to store data as it is typed or received and displayed on
 
the CRT, and control circuits. As the operator types a message on the
 
keyboard, the data is accumulated in the storage unit and displayed on the
 
CRT with a cursor marking the. location of the next character to be typed.
 
He can then make changes before releasing the message for transmission to
 
the computer. Messages from the computer are similarly displayed and can
 
be altered and returned to the computer by the operator.
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The Keyboard
 
The keyboard includes alphanumeric keys, cursor controls and editing keys,
 
and function keys. The alphanumeric section is similar to the standard
 
electric typewriter in layout and operation. The character set has 56
 
symbols ordinarily, but up to 96 characters are available. The cursor
 
the screen, so that'deletions
controls can set the cursor to any point on 

and changes can be made while composing or editing messages. Up to 40
 
different function keys can be added to the keyboard. The meanings of 35
 
of these function keys can be varied by means of overlays that fit over
 
the group. The overlays are cards each of which has an edge formed according
 
to an identifying code; when an overlay is in position, the coded edge
 
causes the operation of some combination of seven switches controlling
 
the significance of the function keys. On the face of the overlay, and
 
appearing adjacent to the function keys when the overlay is in place, are
 
markings to indicate the corresponding use of each key. One hundred and
 
twenty-two different overlays can be used, enabling representation of as
 
many as 4000 different functions. Typically, the different overlays can
 
be used to identify stations, operators, applications, or security require­
ments. In addition to initiating a function, each function key displays
 
a unique symbol on the CRT.
 
CRT Display
 
Sixteen lines of 64 characters each can be displayed on the 5 inch by
 
10 inch screen. The data is actually stored in a 1024 character core
 
storage unit and is regenerated on the screen 60 times per second.
 
Subsystem Configurations
 
The subsystem can be used in single- and multi-station configurations.
 
The single-station terminal is completely self-contained. It interfaces
 
dierectly with the data communications equipment through a standard EIA
 
interface. Transmission rate of the line must be greater than 2000
 
'characters per second. It can be used individually in a private line
 
circuit or a number of them can be connected to a multi-point parity line.
 
In this latter arrangement the unit responds to a poll code from the central
 
system.
 
The multi-station configuration provides a more economical arrangement where
 
a large number of terminals is required. This configuration requires a
 
multi-station control unit. The control unit is modular; it provides I/0
 
message buffering, character generation, and control logic for up to 24
 
terminals of 1024-digit capacity or up to 48 terminals if 512-digit capacity.
 
In this configuration each terminal is completely independent of all others.
 
1500 feet from the control unit.
The terminals can be located as much as 

Optionally the control unit can be equipped to communicate over two separate
 
lines. This makes possible independent, concurrent communication (input and/
 
or output) over the two lines; or, if desired; one line can be reserved as
 
backup.
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In another configuration two control units can be connected to the 
same
 
set of terminals with one unit switched on and the other off to provide
 
a backup control unit. The units can be switched on or off manually or
 
by programming. By this means, one extra control unit can serve as a
 
spare for as many as 48 sets of displays.
 
Polling techniques allow single-station and multi-station units to be
 
mixed freely 6n one multipoint party line. This capability increases
 
line utilization and significantly decreases line costs.
 
4.3.4 Reliability
 
In both single- and multi-station configurations the subsystem checks the
 
character parity and message parity of incoming messages, and generates them
 
for outgoing messages. Erroneous messages are retransmitted automatically
 
on request. A simple message acknowledgement system ensures that no messages
 
are lost or duplicated.
 
To further improve reliability, the central system can perform marginal
 
tests on the storage unit.
 
4.3.5 Special Features
 
Several special features of the subsystem contribute especially to its
 
use as an on-line device.
 
A pair of special function codes enable the program to insert or delete a
 
line of copy. The insert function moves the line marked by the cursor
 
and all lines below it down one line, the bottom line moving off the screen.
 
It then inserts the new text. The delete function erases the line marked
 
by the cursor and all lines move up one line, leaving the bottom line blank.
 
By means of these functions the program can rearrange data on the screen
 
with a minimum of new transmission.
 
Of particular interest is the "roll and scroll" technique implemented by
 
use of the insert and delete functions. In this case text on the screen
 
appears to roll up or down with the 
screen remaining filled. Typically,
 
this is useful for scanning through large tables or other lengthy text that
 
is too large for the screen. As soon as the required part of the table is
 
located, the operator can stop the rolling by means of a function key.
 
The capability of split-screen operation also increases the versatility
 
of the terminal. This makes possible simultaneous, independent display
 
of several messages. In this case an end-of-field symbol designates the
 
end of each separate message. Line insert and delete functions can then
 
be used on the messages separately and each one can be rolled and scrolled
 
without interfering with the others.
 
For emphasis, specific messages or parts of messages from the system can
 
be programmed to blink. In addition, unsolicited messages from the central
 
system are accompanied by an audible signal. Such a message can be program­
med for immediate display, overriding other output, or it may be withheld
 
pending operator response.
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4.4, Program Controlled Clocks
 
The EXEC VIII Real-Time Clock routine is used by the system for timing
 
various activities such as input/output functions, operator responses,
 
CPU usage time for each run, etc. The Timing Routine makes provision for
 
its use by an object program as well as by the system. The routine is
 
so designed that many events may be simultaneously timed, and many
 
interrupts may be simultaneously requested. Since only one Real-Time
 
Clock and one clock interrupt are available on the 1108, the Real-Time
 
Clock Routine essentially acts as a multiplexor and creates an environment
 
such that any routine may operate as though it had exclusive access to the
 
clock and to the associated interrupt. The Real-Time Clock Routine is
 
available to the user by means of Executive Requests.
 
Under EXEC 	VIII an Activity is defined as a division of a program which
 
may be executed independently of other portions of the program. It is
 
possible that a program may contain many activities which may be executed
 
asynchronously. The following coding contains an example of how a user
 
program may utilize the executive timing routine. COMPUTE is to be executed
 
every five milliseconds.
 
AXR$
 
L,U AI,5 Load Al with 5 
S Al, COCKI Store 5 in CLOCKI 
L,U AO,COMPUTE Load address of compute in AO. 
ER FORK$ Activate compute 
COMPUTE 	 L A3,VALUE Load A3 with VALUE
 
A A3,VALUEX Add VALUEX to VALUE
 
S A3,VALUE Store new VALUE
 
L AI,CLOCKI Load Al with VALUE of CLOCK
 
ER TWAIT$ Timed waid of 5 milliseconds
 
J COMPUTE Jump to COMPUTE
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Proposal
 
CDC 6400
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Control Data Corporation in studying the shuttle simulation require­
ments, considered their 6000 series computers as possible candidates. Of
 
.this series the 6200, 6400,.6500,' 6600 appear to have.the computational
 
capability for a complete shuttle simulation.
 
The 6400 system appears to be the most likely candidate of the 6000
 
series due tp it's computational ability vs. cost. The system in itself
 
is unique in the method the instructions are stacked in 60 bit words.
 
This capability allows the equations to be pre-assembled into machine
 
language for rapid execution. For a more complete description bf this
 
concept see the enclosed proposal by CDC.
 
The 6400 processor has seven Peripheral Processor Units (PPUs)
 
associated with the CPU. In reality these are seven additional small
 
processors and as such may be used for processing equations. This additional
 
computational ability-should improve the equation response time appreciably.
 
Two of the PPUs would be dedicated for timed equations (analog and
 
timed discrete) and would eliminate the need for hardware clocks. Each
 
PPU would be capable of maintaining 90 timed events for a total of 180
 
events. The clock simulation would take place simultaneously with the
 
CPU evaluating Boolean equations and would not degrade the equation
 
solution capability while updating the clocks.
 
Of the CDC systems considered the 6400 was chosen as the best pro­
cessor configuration for simulating all subsystems of the shuttle. The
 
cost of this simulator including the necessary peripherals was estimated
 
to be $1,800,000. Of the large processors considered (See Appendices C
 
through E) this is the least expensive.
 
For a more detailed explanation of the proposed simulator see the
 
enclosed CDC proposal.
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INTRODUCTION
 
Control Data is pleased to submit this solution to the
 
computer requirements of the Shuttle Program. Control Dataes
 
approach is built around the 6400 which is a member of Control
 
Data~s 6000 S-aries super computers.
 
Control Data has thoroughly evaluated the present and
 
future requirements for the S-huttl'e Program and the results
 
of this evaluation is to favor the large computer approach.
 
Larger medium and small computers were considered in the
 
solution of the Shuttle Prpgram task, however, the large
 
computer concept proved to be extremely beneficial in several
 
areas as follows:
 
1. Pre-processing -.the magnitude of'the pre-processing
 
requirements will necessitate a large computer if it
 
is to be handled expediently. The,6000 Computer is
 
designed for high volume throughput.
 
2.. 	Cost Performance - because of the speeds ,required. the 
..,6000 provides the best cost performance and a much less 
complicated network of computer systems. 
3. 	Expandability - the initial configuration will adequately 
handle the initial Shuttle requirements. The addition 
of.peripher l processors1 central processors, mass 
storage devices and Extended Core Storage will enable 
the initial configuration to be further enhanced
 
handle future simulation requirements.
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4. 	Reliability ! the 6000 Series is extremely reliable
 
and has been field proven since its announcement in
 
1963.
 
5 	 Flexibility - the 6000 Series offers flexibility by 
providing computing power necessary to conduct Shuttle 
Program simulation tasks as well as other batch 
processing. 
L. 	Design Concepts-- the 6000 is designed so that it is
 
modular in nature thus providing ease of expansion.
 
Speed,- the proposed 6000 can adequately handle the
 
Boolean and analog equations in the required time limit.
 
This time can be further enhanced by adding additional
 
peripheral devices.
 
8. 	Elimination of Clocks - the proposed 6000 system will
 
enable the Shuttle Program to eliminate .the need for
 
clocks. These clock functions will besimulated by
 
one or more peripheral processorsl Interrupts to the,,
 
6000 will be created by the peripheral pr-ocessor
 
monitoring programs- The elimination of these clocks
 
i! in itself a urlique advantage for the,,6P0 computer
 
concept.
 
The attached documen describes Control, Data',s approach for
 
simulation of the ShuttleProgram. Please contact us if additional
 
information is desired.
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SHUTTLE SYSTEM REQUIREMENTS
 
Based on discussions with Sperry and Computer Science
 
personnei, certain design requirements influenced Conti'oI
 
Data Corporations recommendations.
 
1. 	Large volumes of Boolean equations to be solved
 
2. 	Large number of real-time clocks necessary to drive
 
system
 
3. 	Ability to interface with analog equipment
 
4. 	 Large core requirements
 
5. 	Realization of multiple processors
 
6. 	Some volume of history output during simulation
 
7. 	Very stringenttiming requirement to run in
 
real-time environment
 
CONTROL DATASS SOLUTION
 
Control Data feels'that it is uniquely qualified to present
 
a system rea'listically'capable'of meeting the above requirements.
 
Our 	existing line of 6000 computers'is i deaily suited for the
 
Apollo shuttle simulation:'
 
The 6000 Series*consist>of the 6200t 6400t 6500, 6600 and
 
6700 computers.
 
The 6400 has one central, processor with a unified arithmetic
 
unit., The 6500 is identical to the 6400 exceptthat it has two
 
independent central prosessors, each having a unified arithmetic
 
unit. The 6600 again has a single processor but has an arithmetic
 
unit q.nsistQ,ng of ten independent fyn-;tiona,,units, This allows
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the 6600 to simultaneously execute up to ten instructions, thus
 
achieving greater CPU speed. In addition, the 6600 has a high
 
speed instruction stack that is capable of holding up to 27
 
instructions each of which can be recalled without a reference
 
to central memory.
 
A 6400 with 49K core and 125K of Extended Core Storage {ECS]
 
was found to possess thecomputing capability necessary for a
 
shuttle simulation.
 
A unique feature of the 6000 Series Computer System is its
 
isolation of the central processor from peripheral and 9overhead
 
operations. This is accomplished through the use of a minimum
 
of seven peripheral processor units {PPOs}. Control of the
 
entire computer system can reside i-n a PPUr thus freeing the CPU
 
for computation.
 
In the shuttle si-mulation we have made full use of the PPU
 
to handle the data manipulation and actually perform indepenoent
 
simulatiPns necessary to the overall system.
 
COMPATIBILITY AND EXPANSION
 
In addition to the present existence of the 6000 computer 
systems, it is important to recognize the inherent compatibility 
of the series. This is to say that all 6000'cmrputers from the 
6200 through 6700 are software compatible. When a new' oprat"ing 
system is released, it''is' or the entire'series. Likewise, 
application programs capable of running,.one. 6000 will run 
on all 6000,s. 
Equally important is the expansion capability within the 6000
 
series. The 6200 is field upgradable (no exchange of CPU} to
 
a 6400, 6500 or 6700. Due to the uniqueness of the 6600 arithmetic
 
unit, it requires an exchange of CPU. However, as mentioned
 
abover the 6600 is software compatible with the remai.ning 6000
 
series. Increased throughput performance is achieved as one
 
progresses upward from the 6200 through the 6700.
 
The 6400 recommended for the shuttle simulation would have
 
seven of the above mentioned PPUds. This number can be increased
 
to eight, nine, ten or twenty should the need arise. Also the
 
49K core and 125K ECS, both with 60 bit words, are expandable to
 
131K and 2 million words respectively.
 
-PROPOSED'SIMULATION TECHNIQUES"
 
Boolean Equations
 
For the purpose of this proposal, those areas most critical
 
with regardto time and volume have been emphasized. The most
 
critical area appears to be the large Boolean equations, both in
 
size and number, to be evaluated. Due to this volume and com­
lexity, it has been determined that these equations should be
 
pre-assembled into execdtable instructions and stored on ECS.
 
To accomplish this task, the statusbits tables, once sorted
 
during pre-processing, would be assigned to core locations- The
 
addresses of these bits wpuld,then be available toa pre-assembl.er
 
to use in constructing executable code. This code, as stated,
 
wbuld be stored on ECS. Th.us
. 
when an equation was to be solyed
 
its code could be loaded into core and executed.
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An example of this technique is as folloos:
 
The equation
 
V100 - S100 m V200 + S101 
would be pre-assembled into the following general form: 
1. 	Load $100 status -(address of S100 would be pre-assembled
 
into7 the load instruction.}
 
2. 	Save S100 status temporarily
 
3. 	Load V200 status
 
4. 	AND S100 and V200
 
5. 	Save result
 
6. 	Load S101
 
7. 	OR S101 with result of step 4
 
8. 	Store result in V100 status
 
Due 	to the packing of instructions on'the 6000 computersr
 
these instructions couldbe held in only three words of core
 
during execution.
 
The 	idea of pra-assembly would have to be extended to allow
 
the 	necessary equations access to status bits for modification
 
when 	required.
 
To further speed the solution of Boolean equation, a PPU
 
would be assigned to overlap,the loading of required code while
 
the 	previously loaded equation was being executed.
 
Tp summarize this technique, the pre-assembly procedure,,
 
should be carried to the extent necessary,to eliminate unpacking,
 
masking and table searching during the real-time simulation.
 
To optimize execution further, it will be.necessary to store each
 
variable s status in a single word. On the Saturn this would
 
require 22,175 words;even if double on Apollo,,only 0,000 words
 
would be required. The memory required,to load,executab ie
-
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equations from ECS should not excede 300 words for a 700 variable
 
equation. This would leave ample space for buffering equations
 
from ECS. With these figures in mind, a 49K central memory
 
would be sufficient.
 
.Using the described pre-assembly procedure, a 700 term,
 
equation could be evaluated in from one to one and a half
 
milliseconds on the 6400. If the equations were unpacked and
 
the status located in a table, a 700 variable equation would
 
require three to four milliseconds. These figures have been
 
substantuated by actual Boolean evaluations on a CDC 6400.
 
A 6600 would reduce the evaluation time to .5rmilliseconds
 
for a 700 variable equation.
 
Clock Simulation
 
The large number of clocks necessary to drive the simulation
 
is another critical area. Control Data is in a unique position
 
in that it can use peripheral processorsCPPUs} to simulate these
 
clocks. Rather than build 120-180 clocks and an interface to
 
make them computer accessible, 90 clocks can be simulated on a
 
single PPU. In this incident, two PPU~s would be required.
 
Every millisecond, the PPU would decrement a location
 
represgnting a clock. After each decrement, the location would
 
be tested for zero. If-zero, an associated location would be
 
flagged to indicate to the CPU that a certain Boolean equation
 
was to be evaluated. clock simulation would take place
-This 

simultaneously with the 
* 
CPU evaluating
I 
Boolean 
I 
equations.
t: a I ' 
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The table to indicate which equation to evaluate would be
 
in the CPU and would contain an address for retrieving the
 
equation from ECS.
 
ANALOG EQUATIONS
 
In this area of the simulation, two directs or a combination
 
of the two are possible.
 
If practical, a PPU or multiple PPUs would be used to
 
simulate or provide analog values. At present it is not known
 
if the PPUs can handle this task. Should the PPU approach not
 
be feasible, the analog equations would simply be moved to the
 
CPU. Here they could be updated on some time interval.
 
ANALOG SYSTEM
 
The idea of hybrid computing is not new to the 6000 or to
 
Control Data. In fact the 6400 has been used to build the world's
 
largest hybrid computer system.
 
Interfa es exist and can operate under'the control of a PPUr
 
thus k~eping9the CPU free for computation as previously explained.
 
ANALOG".. 
SYSTEMTE 
,7w -
PERIPHERAL PROCESSOR 
CLOCKS (2) 
I/O (I)ECS CONTROL (I)M 
CONSOLE (I)!ANALOG (I) 
FREE CI) 
TOTAL (7) 
ASSIGNMEN 
P 
B/ 
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Proposal
 
SEL 88 Multiprocessor
 
El
 
Systems Engineering Laboratories has proposed 3 Systems 88 processors
 
for simulating the Shuttle with a Systems 86 processor as an I/0 computer.
 
The proposed system includes the necessary clocks to simulate timed
 
equations (analog and timed'discrete) and the necessary peripheral
 
equipment for preprocessing, data logging, and post simulation analysis,
 
The system proposed includes an extended memory capability and
 
may be reduced in size to meet the Shuttle data base requirements.
 
The cost of the peripherals may also be reduced by providing a 4-way
 
peripheral switch.
 
The system as proposed should be adequate for simulating all Shuttle
 
subsystems and the I/0 computer should be capable of interfacing with
 
the data bus for subsystem checkout.
 
The system proposed by SEL was estimated to cost $2,555,750.
 
This price could be reduced however by limiting the memory size and
 
reducing the amount of peripheral equipment. This combined reduction
 
should bring the total cost to less than $2,000,000. It is anticipated
 
that the proposed simulator would perform comparibly with the other
 
large processors proposed.
 
For a more detailed description of the SEL simulator see the
 
enclosed figure and SEL work statement.
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WORK STATEMENT
 
Item Model Description Qty. Unit Total 
1 8800 SYSTEMS 88 Central Processor 3 61,000 183,000 
2 8810 System Integrity Features 3 2,500 7,500 
3 8820 Floating Point Unit 3 25,000 75,000 
4 8850 Highest 6 External Priority 3 600 1,800 
Interrupts 
5 8651 Priority Interrupt Module 3 3,600 10,800 
(16 Levels) 
6 8836 Core Memory Module 8,192 46 34,500 1,587,000 
Words (32 Bits) with Page 
Protect and Byte Parity, 
4 Ports 
7 8600 SYSTEMS 86 Central Processor 1 55,000 55,000 
8 8610 System Integrity Features 1 2,500 2,500 
9 8650 Highest 6 External Priority 1 600 600 
Interrupts 
10 8651 Priority Interrupt Module 1 3,600 3,600 
(16 Levels) 
11 8631 Core Memory Module 8,192 .5 30,500 152,500 
Words (32 Bit), One Port, 
Page Protect, Byte Parity 
12 N/A CPU to CPU Links 7 9,000 63,000 
13 8871 Internal Timer 1 2,500 2,500 
14 N/A Program Controlled Clock 1 6,000 6,000 
Counter 
15 N/A High Speed Parallel DCC 2 5,000 10,000 
16 6519 Mag Tape Controller 2 15,000 30,000 
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WORK STATEMENT (Continued) 
Item Model Description Qty. Unit Total 
17 6512 Mag Tape Drive 8 20,000 160,000 
18 6411 Moving Head Disc 1 39,000 39,000 
19 6362 600 LPM Line Printer 1 38,000 38,000 
20 6221 Card Reader/Punch 500/100 1 34,000 34,000 
CPM 
21 N/A Peripheral Switch 1 25,000 25,000 
22 81-000B 810B Control Processor with 1 33,500 33,500 
8K Words (16 Bit) Memory and 
ASR-33 Console 
23 81-471- Card Reader, 200 CPM 1 6,000 6,000 
0IA 
24 80-816 Display Console 1 25,950 25,950 
25 810230B Block Transfer Control 1 1,500 1,500 
26 81-235B Computer Graphics Processor 1 2,000 2,000 
$2,555,750 
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ABSTRACT
 
A simulation system has been developed at the Marshall Space Flight
 
Center to enable efficient checkout of programs written for the RCA-llOA
 
launch support computers.
 
Sperry Space Support Division is presently studying the hardware 
and software configuration of the system. Reports will be written in four 
parts describing how the simulator could be modified to act as a general 
purpose simulator for future space missions. 
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INTRODUCTION
 
Marshall Space Flight Center has developed a simulation system that
 
can simulate discrete and analog functions of the Saturn V vehicle, the
 
Electrical Support Equipment (ESE), and Digital Data Acquisition System
 
(DDAS). The simulation of the Instrument Unit portion of the Saturn V
 
vehicle was demonstrated in January 1969.
 
The potential of such a simulator is readily realizeable as a bread­
board simulator for launch program checkout and an inexpensive simulator
 
for launch crew training.
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PURPOSE
 
The purpose of this study is to determine from available documents
 
how the existing hardware and software systems may be used for future
 
space missions. If the magnitude of the math models prove the present
 
computer configuration to be unsuitable for the missions involved alternate
 
computers and hardware configurations will be proposed.
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SCOPE
 
The documents supporting the simulator (see references) indicate
 
that the software iswell developed to perform the functions required of
 
*asimulator. Unfortunately the limitations of the hardware impose great
 
burdens on the software in the real-time mode of operation. In particular
 
the I/0 operations, data commutation, and updating of time interval counters
 
places great constraints on the software and the amount of throughput of
 
the CPU.
 
Ingeneral the various phases of the simulator lend themselves readily
 
adaptable to the transfer equations written for the simulator. The real­
time mode of operation however, istightly interlaced with and unnecessarily
 
great amount of relief is
constrained by the hardware. Itappears that a 

needed here to separate the hardware and software functions into their proper 
configurations.
 
The proper hardware configuration would allow the processing of many
 
more equations for a given period of time. Increasing the throughput by
 
an appreciable amount would allow the simulation of extemely large math
 
models.
 
In keeping with the theory that eliminating the individual problems
 
will decrease the magnitude of the overall problem, a study has been made
 
to determine the problems inthe real-time mode of operation. The results
 
of this study are described in further sections. Due to the limited amount
 
of documentation available on the software, only functional descriptions
 
are included. More detailed descriptions will be included infuture re­
ports as documentation becomes available and the writer becomes more familiar
 
with the existing system.
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EXISTING SIMULATOR PROBLEMS (REAL-TIME MODE)
 
As described earlier the configuration of the hardware is the limiting
 
factor of the existing simulator. An attempt will be made to positively
 
identify these limitations and suggest methods of improving the overall
 
simulator. The reader must have some degree of knowledge of the existing
 
system to appreciate any suggestions offered within this report.
 
A. General Limitations
 
1. To upgrade the present simulator to be a truly generalized simu­
lator some modifications must be made to the existing hardware and software.
 
In particular the system must be capable of accepting and processing analog
 
input signals. Such a change could be provided between the computer and
 
external interface but would require modifications to the existing software.
 
If this added capability is deemed necessary, the method by which the added
 
feature is to be implemented should be planned immediately.
 
2. In general, in processing analog signals the software must be
 
capable of processing both negative and positive signals. Normally all
 
such computations are performed by the arithmetic unit of the CPU and are
 
handled in floating point form. The present simulator uses a special floating
 
point subroutine for a special floating point format and is unable to handle
 
negative numbers.
 
An additional consideration is the accuracy required of the system
 
to be simulated. Fourteen bits of accuracy for D/A and A/D converters are
 
standard items on simulation systems with ±100 volt reference voltages the
 
rule rather than the exception. Also it is quite possible that telemetry
 
requirements of future space missions might require more accuracy than is
 
presently available from the special floating point subroutines.
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Coupled with the above mentioned problems is the added overhead
 
time required for-floating point computations by subroutines in the real­
time mode of operation. It appears that floating point computations by
 
hardware methods would reduce overhead time in the real-time mode, improve
 
the resolution of analog signals, and increase the throughput of the CPU
 
in general.
 
B. Specific Limitations
 
1. Memory - Due to the limited size of the core memory only a
 
small portion of the data base may be resident in memory at a given time.
 
To process a given equation several steps are required before the solution
 
to the equation is obtained; all of which contribute heavily to the over­
head time of the real-time mode of operation.
 
The driver portion of the real-time program must search core to
 
see if the equation is resident in memory, this in itself requiring a great
 
deal of time.
 
If the equation is not resident in memory the disc retrieval routine
 
is called loading the equation into a general buffer in core.
 
The equation is moved from the general buffer into a specific location
 
in core and scheduled for evaluation. If the core size was increased sub­
stantually allowing more equations to be resident in core, most of the time
 
required for loading the equations from RAD would be eliminated.
 
In addition it is quite conceivable that the method by which the memory
 
is searched for the equation could be improved upon further decreasing tile
 
time required to process an equation.
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2. Clocks Associated with the simulator are 190 internal elapse 
time counters (ETC). The ETC's are preloaded with a negative count by the 
driver portion of the real-time program and are incremented every milli­
second by the interface hardware. The updating of each counter requires 
2 cycles of memory access time or 0.665 milliseconds of each millisecond to 
update the internal clocks. 
Each clock that is active corresponds to a single timed analog equation
 
to be evaluated. A more efficient means of evaluation would be to allow
 
all equations to be evaluated at specified increments of time, be under one
 
clock control; This eliminates the condition of having several consecutive
 
clocks with the same count. This would update the driver portion of the
 
program to a monitor mode of operation and reduce the number of interrupts
 
the CPU must process for a given amount of time.
 
The hardware clock subsystem presently part of the simulator would be
 
totally unacceptable in a 3rd generation computer. Possibly an improved
 
method of implementing such a scheme would be to locate the clocks external
 
to the CPU whereby they may be incremented by a selectable external source
 
(0.1 KC, 1.0 KC, 10.0 KC) and would not cycle steal from the CPU for updating
 
of the clocks. The clocks would not require refreshing by the driver program
 
except when a different evaluation time is required.
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ADDITIONAL HARDWARE REQUIREMENTS
 
A truly general-purpose simulator would require an I/0 structure of
 
great flexibility and speed. Being highly flexible the I/0 structure would
 
allow for several external systems to be connected simultaneously eliminat­
ing the need for recabling for each different simulator to take place.
 
Such a configuration would allow for a shuttle simulation to take place on
 
a given work shift, a space station simulation on a second shift and a
 
Saturn launch program checkout or launch crew checkout to be performed on
 
a quick turn around basis.
 
A high speed input/output structure is needed to perform the commuta­
tion of data needed to refresh any external units (DDAS) and to perform general
 
high speed input/output operations.
 
Considering the cycle stealing scheme normally attributed to I/0 commuta­
tions and the large data tables necessary for commutation purposes it becomes
 
necessary to designate a small general purpose computer to perform the I/0
 
functions previously handled by the SOS 930 computer.
 
SPECIAL CONSIDERATIONS
 
The Digital Data Acquisition System (DDAS) performs two basic
 
functions:
 
1. Commutating the analog or transducer data.
 
2. Responding to requests from both of the RCA l10A computers.
 
Both functions are hardware functions and are performed automatically. The
 
only software requirement is that of initial set-up. In the DDAS system
 
each positive 0- to 5.0-volt transducer signal is represented by a 10-bit
 
word. Two transducer words are combined to form a 20-bit computer word
 
and are - sequentially stored in a commutated data table located in the upper
 
16K core memory of the 930 computer. Tue commutation rate is fixed and
 
it is established by the 3.6-kHz tuning fork oscillator. The word location
 
within the commutated data table is determined by the DDAS logic and in part­
icular the following address counters:
 
1. A 3-bit data receiving station (DRS) counter
 
2. A 2-bit muliplexer counter
 
3. A 4-bit frame counter
 
4. A 5-bit channel counter
 
The above format was chosen to correspond to the actual format of the Saturn
 
vehicle telemetry. Any deviations from this commutation sequence would render
 
the system unusable. For example, the above address counters are fixed word
 
counters with no provisions made for altering the address counting sequence.
 
A requirement for the increase in the number of bits in any of the four add­
ress counters would automatically dictate the redesign of the commutator logic.
 
Also, the additional requirement for either a sign bit or the increase in the
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number of data bits per transducer word would dictate larger registers
 
than presently available in the DDAS.
 
Other inherent limitations of the existing DAS are its excessive
 
memory access time requirements for the commutation of data and the apparent
 
large commutation error resulting from the simultaneous request, for memory
 
access by both the commutator and RCA iI1A computers. As is stated in the
 
DEE-6 Simulator System Technical Manual, 12.6 percent of the memory access
 
time is taken up by the commutation process. Furthermore the memory access
 
time is directly proportional to the commutator channel rate. The 12.6 per­
cent figure is in itself very excessive considering the burden imposed on
 
the 930 computer for tne solution of equations and interrupt processing.
 
However, with the same scheme it is impossible to process present commuta­
tion rates which range an order of magnitude or better than the 3.6-kHz
 
rate. This would require better than 100 percent of the available memory
 
access time.
 
The simultaneous request for memory access by both the commutator
 
and either of the RCA 110A computers will cause a commutation rate error.
 
The commutator requires 35 out of a total of 278 microseconds (3.6 kHz) 
available to access five address pairs and ten transducer values and to
 
store five 2D-bit data words in the commutated data table. Assuming the
 
requests for memory access by either of the iiOA computers to be random and
 
independent of the commutation process, then the probability, Pof a rate
 
error is
 
Tco 35 0.126 
Tch 278
 
If n random requests are considered during a particular run and if each re­
quest is independent of the previous request then the probability, PE, of
 
at least one rate error is
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n 
Cn pk(lp)n-k

= k=l
 
where
 
Cnk is the binominal coefficient or n items taken k at a time
 
and P is the probability of error for each individual request.
 
=
Substituting for n = 5 and P 0.126 than the probability of at least one
 
commutation rate error becomes 0.492. As n or the commutation rate in­
creases the probability of at least one rate error increases. To eliminate
 
this problem requires the conceptual redesign of the DDAS simulation system.
 
As a solution to the DDAS problem Sperry Rand recommends the in­
corporation of a small general purpose computer to handle the multiplexing
 
and transferring of data between the simulation computer and external system.
 
Also recommended is the redesign of DDAS hardware to allow for programm­
able commutation rates, programmable commutation sequence, and programmable
 
word length. The request for data by the 1lOA computers (or equivalent)
 
can be handled on a priority bases therby eliminating the commutation
 
rate errors of the existing system. This approach will provide the needed
 
flexibility to handle almost all of the existing digital data acquisition
 
systems. Also, itwill re)ieve the overhead and allow a more efficient
 
equation evaluation.
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SUMMARY
 
There appears to be many areas where the present simulator could
 
be improved or updated to become a general-purpose simulator as discussed
 
in the previous sections.
 
A review of the reports and documents compiled by Computer Sciences
 
Corporation and SOS indicate that there is an immediate need for improving
 
the existing system. The system errorsand aborts encountered in the real­
time mode of operation indicate that the overhead time for processing inter­
rupts and I/0 operations is too large.
 
While moving some of the input/output operations to a satellite
 
computer would relieve the CPU of some overhead time, there still remains
 
the question of how large a data base the CPU can adequately handle. With
 
the simulation system disassembled to the extent that it presently is,this
 
information cannot be obtained.
 
NASA previously issued a task directive (TD) to study ways by
 
which the method of solving Boolean equations could be improved upon in
 
the real-time mode of operation. No further effort was expended in this
 
area once the simulation system was disassembled. The need for such a
 
study is still very much in need and could contribute heavily in reducing
 
redundant tables and large amounts of overhead time.
 
In conclusion it is suggested that further studies be made on the
 
real-time portion of the MARDSLVC simulator. An effort should be made to
 
separate the software and hardware responsibilities and update the software 
to operate more as an executive system.. Such a system would be truly general­
ized and capable of handling very large math models.
 
11
 
REFERENCES
 
[Il L. W. Brooks, J. A. Stahley Real-Time Digital Simulation of 
The Saturn V System. Sperry Rand Engineering Review, Systems-
Computer Applications 1969. 
[2] Marshall Space Flight Center, Astrionics Laboraroty VLF-39-1 
Digital Data Acquisition System (DDAS) for Saturn V. Interim 
Technical Report. 
[31 L. W. Brooks, L. J. Gellman-, J. A. Stahley Transfer Equation 
Preparation Manual for Launch Vehicle and Ground Support Equip­
ment System Simulator. Prepared for NASA, Marshall Space Flight 
Center (R-ASTR-ESA), Sperry Rand Corporation, Huntstille, Alabama. 
[4] H. Trauboth, C. Rigby, P. Brown Real-Time Space Vehicle and 
Ground Support Systems Software Simulator for Launch Programs 
Checkout. Proceedings of Spring Joint Computer Conference, 
Atlantic City, May 1970. 
GENERAL PURPOSE SIMULATOR SYSTEM
 
STUDY
 
PART 2
 
Report No. SP-209-0339-1
 
Date: July 20, 1970
 
General Purpose Simulator System
 
Study
 
Part 2
 
Prepared for
 
George C. Marshall Space Flight Center
 
Contract No. NAS8-25608
 
Prepared By
 
Space Support Division
 
Division of Sperry Rand Corporatior
 
Huntsville, Alabama
 
Submitted by: Y"J. Scoggins
 
and
 
J. Taras
 
Approved by: 2AV ' s f 7-Zt-7 3 
ABSTRACT
 
Contained herein is the analysis of the limitations of a breadboard
 
simulator which simulates the Electrical Support Equipment and Digital Data
 
Acquisition System for the Instrument Unit of the Saturn V vehicle. The analysis
 
is made to determine if the breadboard simulator can be adapted to the electrical
 
and electroimechanical systems of the Shuttle and Orbital Workshop. Recommendations
 
resulting from this analysis are also included.
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INTRODUCTION
 
Sperry Rand is performing a study of a breadboard simulator which simu­
lates the Electrical Support Equipment (ESE) and Digital Data Acquisition
 
System (DDAS) for the Instrument Unit (IU)of the Saturn V vehicle. The
 
first objective is to determine how the breadboard simulator can be modified
 
to simulate the electrical and electromechanical devices of the Shuttle or
 
Orbital Wrokshop. If this is not possible, the study will determine if a
 
large simulator system using the same language can be used. If this is not
 
feasible, the study will develop plans for the most efficient system for
 
Shuttle and Orbital Workshop simulation.
 
To design the most efficient simulator, it is necessary to identify the
 
limitations of the breadboard simulator This study should indicate the most
 
practical steps to take to improve the breadboard simulator. The results of
 
the IU simulation were analyzed to identify the problem of simulating the
 
ESE and DDAS of the IU. It is assumed that the Shuttle and Orbital Workshop
 
will present similar problems since the equations defining the electro-mechani­
cal systems should be similar. The preliminary results of this study are
 
contained in the analysis portion of this report.
 
As discussed in report SP-209-0339, the hardware configuration has placed
 
great constraints on the breadboard simulator. To have a measure of these
 
constraints and an appreciation for the amount of equation processing the
 
simulator is capable of achieving, an additional study is being performed by
 
Sperry Rand and Computer Science Corporation (CSC).
 
Several steps have been taken to provide for a measure of equation pro­
cessing the simulator may accomplish. Listings were obtained of the Boolean
 
equations for all stages of the Saturn V vehicle. Flowcharts of the breadboard
 
real time simulator were drawn by CSC. The subroutines were timed to get an
 
appreciation of the time involved for the processing of equations. Unique
 
I
 
equations were established containing the timing information established
 
above. From the timed equations a capability study was performed and
 
the results included in the analysis section of this report.
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SCOPE
 
This report discusses the limitations of the breadboard simulator as
 
it presently exists. Itis hoped that this study will reveal all limita­
tions of the simulator and establish the most logical or efficient means
 
of modifying the breadboard simulator for future space missions.
 
3
 
QUALITATIVE ANALYSIS
 
(IUSTAGE)
 
An analysis of the IUsimulation was made to determine the amount of
 
processing or equation solving the computer performed for given periods
 
of time. Three samples, representing the heaviest load times, were
 
chosen for the analysis. Since all limitations of the simulator are
 
amplified during the period of maximum equation activity, the necessity
 
for modifications to improve system response should be revealed during this
 
period.
 
No attempt is made inthis report to determine if the proper response
 
exists for the system since only the testing computer (RCA-IIOA or equi­
valent) may establish the criteria for the test. Rather, it is hoped that
 
this study will give proper insight into the necessary modifications should
 
the need for improvement to system response exists.
 
Sample I
 
For switch action S8021, 62 equations were evaluated. None of the
 
equations were resident inmemory and although eight of the equations
 
were timed analogthe Boolean terms did not allow them to be scheduled
 
for evaluations. The statistical information for this evaluation isas
 
follows;
 
2915 WORDS (TOTAL) = 47 WORDS/EQUATION
 
62 EQUATIONS
 
295= 4.76 "OR" SEGMENTS/EQUATION
 
362
 
336 5.42 CROSS REFERENCES/ EQUATION
62
 
A total period of 2.125 seconds elapsed between the initial switch
 
action and the resulting discrete action. Therefore,for this particular
 
period the equation rate was:
 
62 EVALUATIONS = 29.2 EVALUATIONS/SECOND 
2.125 SEC
 
or 
34.27 MS/EVALUATION
 
Some interesting things to observe about this particular example
 
are;
 
1. None of the equations were resident in memory when initially
 
evaluated.
 
2. The equations although not large in number were unusually 16ng
 
in length.
 
3. An unusually large number of "OR" segments and cross reference
 
terms existed for this particular example.
 
4. 12.9 percent of the equations evaluated were analog equations.
 
Sample 2
 
For switch action S0087, 428 evaluations were performed. None of the
 
equations were resident in memory and 38 or 9.1 percent of the equations
 
were analog equations. The statistical information for this evaluation
 
is as follows:
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11511 WORDS (TOTAL) = 27.5 WORDS/EQUATION
 
419 EQUATIONS
 
1228 "OR" SEGMENTS = 2.93 "OR" SEGMENTS/EQUATION 
419 	 EQUATIONS 
1619 CROSS REFERECES= 3.86 CROSS REFERENCES/EQUATION
 
419 EQUATIONS
 
A total period of 11.068 seconds elapsed between the initial switch action
 
and the final computation of the internal variable associated with the switch,
 
action. Therefore for this particular period the evaluation rate was:
 
428 	EVALUATIONS
 
11.068 SECONDS 38.7 EVALUATIONS/SECOND 
or 
25.8 MS/EVALUATION1
 
Some interesting things to observe about this particular example are;
 
1. 	 Nlone of the equations were resident in memory when initially
 
evaluated.
 
2. 	The equations to be evaluated were much shorter in length (27.5)
 
than in example 1 and were probably more representative of the
 
data base equation length.
 
3. The initial term evaluated was a power bus with an unusually
 
large number of cross references (385) to be solved.
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4. 	The great majority of equations solved were discrete equations
 
and internal variables.
 
5. 	Of special interest is the limited response of the simulator for
 
this particular sample. The equations indicate that when power
 
bus 6110 was turned on, power bus 6195 should have been turned
 
on simultaneously. The history tape printout indicates that there
 
was a delay of 7.501 seconds. It is apparent that large delays may
 
occur for discrete and analog events when the simulator is required
 
to do a large amount of data accessing and equation evaluation.
 
Sample 3
 
The results obtained for switch action 8328 are inconclusive due to the
 
limited amount of information available for this example. However, some
 
interesting results were obtained as follows;
 
1. 	None of the equations were resident in memory when initially
 
evaluated.
 
2. 	Eight of the equations were timed analog equations requiring simul­
taneous solutions every eight milliseconds.
 
3. The ideal time frame for solution of all equations involved including
 
internal variables and discrete variables should be less than 16 ms
 
while 1077 ms were used for total equation evaluation.
 
4. 	When solving analog equations all associated equations and cross­
references require solving before any additional analog equations
 
are solved. The results of the IU history tape indicates that this
 
criteria was not met since several additional analog equations were
 
solved before the previous cross-references were solved.
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5. The solving of the analog equations themselves fell out of the
 
expected orderly sequence,.suggesting that the eight analog equations
 
and their cross-references could not be solved within the 8 ms 
interval alloted for their solution.
 
6. For switch action S8328 all analog equations should have been
 
solved immediately and simultaneously including the analog
 
equation E4117 for which there was a 172 ms delay. The internal
 
variable V2581 should also have been solved immediately; however,
 
there was an additional 357 ms delay. The discrete term B0829
 
should have been solved immediately; however, there was an addi­
tional 511 ms delay or a total of 1040 ms from switch action to
 
the expected results. There is no obvious way to indicate if this
 
response is adequate and no attempt is made in this report to do
 
so. It is obvious however that the solution of the analog equa­
tions are taking more time than the interval of 8 ms intended for
 
re-evaluation. As more analog equations are scheduled for evalua­
tion the problems encountered become more acute.
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MATHEMATICAL ANALYSIS
 
To further evaluate the simulator and determine the individual
 
software subroutines effecting the response of the simulator an additional
 
study has been made. While this mathematical analysis is preliminary in
 
nature, it does give further insight into the nature of the system response.
 
The example in this analysis should be regarded as a typical equation to be
 
solved rather than the average equation solved by the simulator.
 
The information compiled for this analysis is a result of the flow
 
charts and equations developed by CSC. The equations were relabeled for
 
convenience and are included in Appendix A. The flow charts of the real­
time program were redrawn for clarity and are included in Appendix B.
 
Example:
 
The example here is for a timed analog equation with the following format
 
and characteristics;
 
EXXXX =....... JARG1 I +...... IARG2 j +...... .RG 3 I +..... . .RG4 I $
 
The following additional assumptions are made for solution of this analog
 
equation.
 
1. There are eight such equations active simultaneously.
 
2. The equation is 51 words in length plus 2 cross-reference terms
 
plus 4 pick-up, drop-out values or 57 words long and is to be
 
contained in a 60 word buffer.
 
3. The equation is non-resident in memory initially.
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4. The analog equation consists of four "OR" segments with the
 
third "OR" term being true.
 
5. Assume five Boolean terms and six terms within the slashes for
 
each "OR" segment.
 
6. The analog equation isto be evaluated every 8 ms.
 
7. Assume the analog equation type to be the normal non-additive
 
type (T).
 
The following constants were also chosen for aiding in the equation 
sol ution. 
K1 = Number of buffers within buffer group. (10) 
K2 = 1, 3, 5 depending on Queue, i.e., special, timed, normal 
respectively. 
K3 = Number of words in equation. 
K4 = Boolean terms processed. (15) 
K5 = Number of 'UR" terms processed. 
K6 = Number of related equations if analog equation evaluated 
changed in status or value. 
K7 = 0 if analog equation did not change in status or value; 1 if 
analog changed status or value. 
K8 = Relative position of desired entry insecondary timer tables. 
(4th) 
Kg = Number of related equations if discrete equation evaluated 
changed in status. 
Klo = 0 if discrete equation did not change in status; 1 if discrete 
equation changed in status. 
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KII = 	 Queue priority = 1, 2, 3 for special, timed, normal
 
respectively.
 
The time required to solve the example analog equation may be broken into
 
five separate sections as follows.
 
tI = Real-time driver processing.
 
t2 = Time to search for equation in memory and place in memory
 
if not resident.
 
t3 = Time to retrieve the analog equation from the disc. (17.5 ms)
 
t4 = Interrupt process routine for the disc.
 
t5 = Time to solve the analog equation.
 
t6 = Time to record data on tape.
 
For the analog equation these computations are in the following
 
sequenced order; (see Appendix A for equation terms).
 
T1 = t	DRIVER = .00175[220 + 63 X 40+ 80+ 331
 
ANALOG
 
= 0.456 MS
 
T2 = tEQINCORE = XAl + XBI + XCI + XDI 
ANALOG 
= (KlXA2 + XB2 + XC2 + XD2) + XBI + XCl + XDI 
= Kl1XA 2 + XB2 + (XA3 + KlXB3 + XC3 ) + XD2 + K2 XA5 + XB5 + XC + Xrn1 
D3
 
1I
 
t2 = 0.00175[(l) 45 + 50 + 47 + (10) (30) + 25 + 0 + (1) (10) + 70 + 30 
+ 30] 
t2 = 0.589 MS 
t3 = Average Disc access time = 17.5 MS 
t4 = Disc interrupt process time = tBDCINRPT 
t4 = tBDCINRPT = XA6 + K3 XB6 + 'C6 + XD6 + XE6 
= XA6 + K3XB6 + XC6 + K2XA5 + XB5 + XE6
 
= 0.00175 [62 + 18 (57) + 53 + 10 + 70 + 263
 
t4 = 2.182 MS
 
t5 = Time to solve analog equation.
 
t5 = tANALOG = 0.00175 [XAI0 + K4 XBI 0 + K5X 0 + XDI0 + '6 (30) + K7 (100)
 
AEQVALUE
 
+ K8 (11) + 102 + X01 ,+ XK1 + XLll + XMI] 
= 0.00175 [XAl0 + K4XBIO + KSXCIo + XD10 + K6 (30) + K7 (100) + K8 (II)
 
+ 102 + (XA4 + XB4 + 4XD4 + XE4 ,F4 + XG4 + XH4]
 
= 0.00175 [73 + (15) (110) + 2 (43) + 38 + 2 (30) + 1 (100) + 4 (11) + 102
 
+ 40 + 225 + 4 (100) + 45 + 1225 + 139 + 80 + 83 + 64 + 2 (185)] 
t5 = tANALOG = 8.442 MS
 
AEQVALUE
 
= =- -DS. X 4BITS 1 SEC X, I IN. -3.2 MS
6 tape D 150 IN. 200 BITS
 
TANALOG = 
tI + t2 + t3 + t4 + t5 + t6
 
= tDRIVER + tEQINCORE + tACCESS + tBDCINRPT + tANALOG + .t
 
ANALOG ANALOG AEQVALUE TAPE
 
- 0.456 MS + 0.589 MS + 17.5 MS + 2,182 MS + 8.442 MS + 3.2 MS 
TANALOG = 32.4 MS 
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From the above analysis approximately 20 MS or 2/3 of the time required
 
to process the equation is used for searching for the equation and re­
trieving the equation from the disc. The time required to solve the equation
 
(8.442 MS) in itself exceeds the 8 MS interval requested for additional
 
analog solutions of the same equation.
 
If the above analog equation should reach a pick-up or drop-out value,
 
change in status i. e. (off-On), or change in magnitude by 1 millivolt or
 
more an internal variable equation would be scheduled for evaluation of the
 
form;
 
VXXXX= EXXXX //Pick-Up Voltage, Drop-Out Voltage //$
 
A similar mathematical analysis may be performed for the solution of the
 
internal variable with the following assumptions:
 
1. Length of internal variable equation is 17 words.
 
2. Equation not resident in memory..
 
3. Equation is logged in Timed Queue.
 
4. A change in state of the internal variable effects one additional
 
discrete or B type equation.
 
Assuming in addition:
 
t7 = Real-time driver processing
 
t8 = Time to search for equation in memory and place in memory if not
 
resident.
 
t9 = Time to retrieve the internal variable equation from the disc.
 
t10= Interrupt process routine for the disc.
 
tllWTime to solve the internal variable equation.
 
=
tl2 Time to record data on tape.
 
For the solution of the internal variable equation the time required would
 
be;
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t7 = tDRIVER =.0.00175 [20 + 63X40'+ 80 + 33
64
DISCRETE
 
t 7 = 0.107 MS
 
t 8 = tEQINCORE = 0.00175LXAI + XBI + XCI + XlDI
 
INT. VAR.
 
= 0.00175 [(KIIXA2 + XB2 + 
 + XD2) + K2XA5 + XB5 + XC1 + XDj
 
= 0.00175 [KIIXA2 + XB2 + (XA3 + KIXB3 + XD3) + K2XA
5 + XB5 + 
+ XDI + XD2] 
= 0.00175 [(2 (45) .+-50 + (47 + 10 (30) + 25) t 35) + 3 (10) + 70 
+ 30 + 30]
 
t8 = TEQINCORE = 0.887 MS
 
INT. VAR.
 
t 9 = Average access time for disc = 17.5 MS
 
o =tBDCINRPT = 0.00175 [XA6 + K3XB6 + XC
6 + X06 + XEs]
 
- 0.00175 [XAG + K3XB6 + x + (K2XA5 + X8BO+ XE6]
 
= 0.00175 [62 + 17 (18) + 53 + (3 (10) + 70) + 26]
 
tlO = tBDCINRPT = 0.957 MS
 
t1l = tAEQVALUE = 0.00175 [XA1O + 1 010 + K9 (30) + Ki1 (100) + XFIOJ 
INT. VAR. 
=0.00175 [73 + 1 (110) + 38 + 2 (30) + 1 (100) + 140] 
.tll tAEQVALUE = 1.087 MS 
t12= 3.2 MS 
TINT. VAR. 7 t 8 +t 9 + t0 + tl1 + t12 
= tDRIVER + tEQINCORE + tDISC + tBDCINRPT + tAEQVALUE + tTAPE
 
INT. VAR INT. VAR. 
 INT. VAR
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0.107 MS + 0.887 MS + 17.5 MS + 0.957 + 1,087 MS + 3.2 MS
 
TINT. VAR. = 
23.738 MS
 
From the above analysis approximately 19.4 MS or 82 percent of the time
 
required to process the equation is used to search for and retrieve the equa­
tion from the disc. The total time used thus f~r in processing,the Analog
 
equation and internal variable equation is:
 
T = TANALOG + TINT. VAR. = 32.4 MS + 23.738 MS 
T = 56,138 MS 
If in addition to solving the internal variable there is a cross-reference
 
equation (B type) to solve. There will be additional time required for this
 
solution as follows:
 
Assuming the following equation format and characteristics:
 
1. Equation of form BXXXX =.........+ ........ $
 
2. Equation 14 words in length
 
3. Two "or" segments
 
4. Assume second "OR" term true
 
5. Equation placed in timed Quene
 
6. Equation not resident in memory
 
Then the total time required to search for, access, and process the
 
discrete equation would consist of the following terms:
 
t13 = Real time driver processing time 
=14Time to search for equation in memory and place in memory if not 

resident
 
t15 = Time to retrieve the Discrete equation from disc.
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t16 = Interrupt process routine for the disc 
t17= Time to solve the Discrete equation 
t18:Time to record data on tape 
t = tDRIVER = 0.00175 [20 + 61140 + 80 + 33] = 0.107 MS 
DISCRETE 
t14 = EQINCORE: 0.00175 EXAI+ XBl + + XD1] 
DUSCRETE 
t4 = 0.00175 [KIIXA2 + XB2 + XA3 + KIXB3 + XD3 + XD2 + K2XA5 + XB5 
+ XmI + XDI] 
= 0.00175 [2 (45) + 50 + 47 + 10 (30) + 25 + 35 + 3 (10) + 70 + 30 + 30] 
t 1 4 = tEQICORE = 0.809 MS 
DISCRETE 
t15 = tDisc = 17.5 MS 
t 16 tBDCINRPT = 0.00175 IXA6 + K3 XB6 + Xc6 + K2XA5 + XB5 + XE6] 
[62 + 14 (18) + 53 + 3 (10) + 70 + 26] 
t16 = tBDCINRPT = 0.863 MS 
t17 = tDISCRETE = 0.00175 FXAio + K4XB10 + XClO + XD10 + K9 (30) + K (100)
LAEQVALUE 

+ xFlo1 
0.00175 [73 + 6 (110) + 43+ 38 + 1 (30) + (100) + 140] 
t17 = tDISCRETE = 1.114 MS 
AEQVALUE 
t18 = tTAPE = 3.2 MS 
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The above results indicate that the total time to solve the discrete
 
equation would be:
 
TDISCRETE = t13 + t14 + t15 + t16 + t17 + t18 
= tDISCRETE + tEQINCORE + tDISC + tBDCINRPT + tDISCRETE + tTAPE 
DRIVER DISCRETE AEQVALUE 
= 0.107 MS + 0.809 MS + 17.5 MS + 0.863 MS + 1.114 MS + 3.2 MS 
TDISCRETE 23.593 MS
 
The total time that has elapsed for the solution of these three equations
 
becomes:
 
TTOTAL = TANALOG + TINT. VAR + TDISCRETE 
= 32.4 + 23.738 + 23.593 MS
 
TTOTAL = 79.731
 
The average time for the solution of three equations becomes 26.577 MS
 
per solution which very nearly approaches the samples discussed in the
 
Qualitative Analysis section of this report. It is interesting to note that
 
ifthe equations had been resident in memory (they normally are not), the
 
disc access time and disc interrupt subroutines would have been eliminated
 
reducing the total process time to 23.3 MS for an average of 7.7 MS per
 
equation.
 
Not computed in the above equations isthe cycle stealing time required
 
for DDAS commutation. This would increase the computational time of all
 
subroutines by 13 percent. The results obtained in the Qualitative Analysis
 
section also lacked the DDAS cycle stealing time since none of the stations
 
were active for the IUsimulation.
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SUMMEARY 
The switch action and discrete out events for the IUcause many 
variations- in the number and type of equations solved for each 'vent. 
Itbecomes necessary for the.breadboard simulator to solve the equations 
at a rate acceptable by program specifications for the particular space 
vehicle being simulated. It is hoped that the information contained 
within this report will aid in establishing the processing capability 
of the breadboard simul,ator. At present statistical information is 
being made to establish the processing rate of the simulator for various 
equation configurations. An additional report will be submitted contain­
ing the results of the study.
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CONCLUSIONS
 
AND
 
RECOMMENDATIONS
 
The electrical-mechanical system of any space vehicle may be
 
simulated by the MARDSLVC simulation language provided that the response
 
of the simulator meets the specifications set forth for the individual
 
elements being simulated. At present there isvery little information
 
available conterning the system responses of the Shuttle. However it
 
should be safe to assume that the required system response will be similar
 
to the Saturn V since similar systems will be simulated. If the Shuttle
 
simulation requires a substantial improvement in system response the
 
following improvements to the MARDSLV simulator should be considered:
 
1. Make all equations resident in core. This single item will
 
be the most effective means of improving the response of the
 
simulator.
 
2. Provide a separate processor for the solution of analog equations.
 
Add external clocks to eliminate redundant data moving and
 
superfluous equation management.
 
3. Provide parallel or multi-processing so that the Real-time driver
 
portion of the program does not reduce the amount of equation
 
processing taking place. Also parallel equation processing may
 
be performed.
 
4. Provide for using hardware floating point operations to eliminate
 
time consuming software subroutines.
 
5. Make all variables with discrete states or analog values available
 
for immediate access for all processors through shared memory.
 
6. Provide a separate processor for communication with the vehicle
 
computer.
 
7. Permit the history tape to be recorded by above processor
 
through separate ports to memory. Such a configuration would
 
reduce the cycle stealing from the main processor by the tape
 
controller.
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APPENDIX A
 
TIMED SUBROUTINES OF REAL-TIME PROGRAM
 
EQINCORE ­ checks queues for equations to evaluate; or equations to
 
input; or input of a cross reference block 
XAI check queues for equation to input. Cycles 
tCHKEQ 
XBl get highest priority equation from disc 
1/0 table. tUPACK 
XCI Initiate input from disc. 30 
XDI check indicated queue for input inmemory. 
 30
 
tEQINCORE 

= XAl + XBl + + XDlI 
CHKEQ - check queues for an equation to be input.
 
XA2 check for open slot in disc I/0 table which corresponds to this queue.
 
Special Queue 45 (1)
 
Timed Queue 90 (2) 45 cycles/queue priority
 
Normal Queue 135 (3)
 
XB2 check for buffer code and disc address in this queue. 50 cycles
 
XC2 check if equation is already in core tECORE
 
XD2 all queues empty; no equ, to input 35 cycles
 
tCHKEQ = N(X ) 
+ (X) + tECORE + X
 
Al B1 D1
 
where N is the queue priority 1, 2, or 3
 
2
 
ECORE - check the indicated equation buffer (buffer code is indicator) to
 
see if the equation is already in memory 
Cycles 
XA3 Parameter setup each time ECORE is entered 47 
XB3 	Time consumed for each buffer check (No. of buffers 
 30
 
for IU is I min.; 50 max.)
 
XC3 Additional time consumed when a match is found 33
 
XD3 	Additional time consumed when no match is found and 25
 
the buffer is avaialble.
 
Only one of these (c,d) can be true at any one time.
 
tECORE = XA3 + N(XB3) + XC3 + XD3
 
Where N is the number of equations in the particular buffer group. The
 
minimum for the IU is I and the maximum is 50. Consult buffer
 
.data deck to obtain the min/max for any stage.
 
There are 3 exits from this routine:
 
EXIT 	1: Equation is in memory (match found)
 
a. Minimum time XA3 + XB3 + XC3 = 110 cycles 
b. Maximum time XA3 + 50XB3 + XC3 = 1580 cycles
 
EXIT 2: Equation is not in memory and buffer is available
 
a. Minimum time is XA3 + XB3 + XD3 = 102 cycles 
b. Maximum time is XA3 + 5QXB3 + XD3 = 1572 cycles 
EXIT 3: Equation not in memory and no buffer available 
a. XA3 + XB3 = 77 cycles 
b. XA3 + 5OX83 = 1547 cycles
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CALOG - evaluate analog portion (within slash marks) of equation.
 
Cycles
 
XA4 Parameter setup 40
 
XB4 Pick-up E type parameters 225
 
or (CEFV)
 
XC4 Pick-up F type parameters 

XD4 CalcuLate't.ime and set-up parameters: 100
 
XE4 Adjust interval time if initial eval. 45
 
or (CTIME)
 
XF4 Adjust interval time NOT initial evaluation 158
 
XG4 Evaluate analog: P) Polynomial 351 
T) normal non-additive 1225 
C) cyclic non-additive 1952 
A) normal additive 1385 
B) cyclic additive 2114 
G) summation 586 
H) multiplication 405 
U) update 290 
XH4 Store results (data word)
 
E-type 139
 
F-type 58
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UPACK - determines (1)the highest priority disc address to be input
 
and (2)the approximate number of words to be input. 
Cycles 
XA5 Find highest priority address in the disc I/0 table 
of six entries. 10 per entry 
XB5 	 Compute approximate word count for the desired disc
 
address. 70
 
tUPACK 	= N(XA5) + XB5 
Where: 	 N is a number 1, 3, or 5 depending on the queue from which
 
the disc address was taken - special, timed, or normal,
 
respectively.
 
Two exists are provided:
 
EXIT 	1: disc address found and word count computed
 
a. Minimum: I(XA5) + XB5 = 10 + 70 = 80 cycles
 
b. Maximum: 5(XA) + XB5 = 50 + 70 = 120 cycles
 
EXIT 2: no disc address found
 
Minimum/Maximum: 5(XA) = 50 cycles
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BDCINRPT - disc interrupt routine
 
Cycles 
XA6 Determine exact equation word count and compute its 
intended core address 62 
XB6 Transfer 1 word to intended core address. 18 each
 
.XC Compress disc I/O tables 53
6 

XD6 Call UPACK for next highest priority address in 
disc I/O table tUPACK 
26XE6 Initiate next input if any. 
tBDCINRPT = XA6 + N(XB6) + XC6 + tUPACK + XE6 
N is the number of words in the equation.Where: 
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AELTIME - Interrupt routine for the elapsed time counters.
 
211 
Cycles 
a. Cycle time for analog equation timer 153 
.b. Cycle time for pick-up/drop-out times 120
 
RMILCLK - Interrupt routine for millisecond clock
 
210 Cycles
 
a. Cycles required to update internal clock 30
 
DDAS3 - Interrupt routine for DAS commutation. The interrupt
 
occurs after 500 words in the address pair table have
 
been scanned. There are 9 blocks of 500 words.
 
Cycles 
a. Cycles required to refresh interface 37
 
7
 
ADOCHK ­ check DO log table for a DO word to process 
ACOMPDO - Process DO word from log table 
Cycles 
a. Check for entry in DO log table 65.0 
b. Check entry for validity (error check) 61.5 
c. Obtain DO status word (previous) for comparison 84.5 
d. Check least significant bit 11.0 
.e. Additional bits checked 10.0 each 
f. Index in memory? (ifbit changed) 15.0 
(AEQLOG = 150,0) 
g. Index is in memory; log related equations into normal 
queue. 246.5 
h. Update internal status (Ibit change at a time) 65.0 
(ROUT = 35.0) 
i. New DO status word (24 bits) to history tape 55.0 
(AEQLOG = 100.0) 
j. Index NOT in memory; disc address of index to queue 163.5 
t = Xa + Xb + Xc + Xd + Q(X) + R(Xf) + R(X) + (RXh) +Xi + X3 
Where: Q is the number of bits interrogated (1-24) 
R is the number of interrogated bits which had a change 
in status (1-24) 
8
 
FLOATING POINT SUBROUTINES
 
HFSC - f. p. divide 140.5 cycles 
HFSM - f.p. multiply I00.0 cycles 
HFSS - f. p. subtract 136.0 cycles 
HFSA - f. p. addition 114.0 cycles 
CMINMAX - check f. p. limits 42 cycles 
F-B - f. p. to binary 42 cycles 
CCOTFP - DDAS to f. p. 78 cycles 
CFPTCO - f. p. to DDAS 29 cycles
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AEQVALUE - Controls the evaluation of a transfer equation
 
Cycles
 
XAI0 Initial processing 73
 
B Determine desired status of 1 status variable 	 110 
XCI 0 	 Process a "+" ("or") operation 43 
C 
k XDlQ Process a "$" operator 	 38 
X  	 Log related equation into a specified queue if 
equation changed in status or in value. (cross reference) N(30) + 100
 
N # of related
 
equs.
 
Timed and non­
timed discrete
 
XFIO 	Store evaluation results in history buffer 140
 
Timed discrete 
only 
XGIO Set pick-up or drop-out timer(s) for a timed 
discrete equation N(67) + 37 
N = # of timers 
to set 
XHI0 	 Determine ifpick-up or drop-out timer has
 
expired (timed discrete) N(4) + 70
 
N = # of clock 
cells to be checked 
t = XA10 + M(XBlO) + P(Xc 10 ) + XD 0 + XE1 0 + XFIO + XG10 + XHlOtimed discretes 
Discrete 	 only
AEQVALUE
 
M= # of status variables 
P = # 	of "+" signs 
VXXXX 	 = EXXXX//, /$ 
= 567 cycles if either the pick-up or drop value was reaches. 
in 
AEQVALUE Con't 
Analog/ /11 
only 
X11, Pick-up analog equ. information from secondary 
(analog) timer tables N(11) + 102 
N = # of entries 
to be checked in 
the tables 
xI1 Evaluate analog portion (within slashes) tCALOG 
XKll Reset analog timer 80 
XLl1 Store analog results in history buffer 83 
XMI1 
-
Determine if analog value reached a threshold; 
P = pick-up values, drop-out values = D 64 + P(185) 
+ D(185) 
t = XAIl + W(XBll) + P(XcII) + XDI1 + XEll + X111 
Analog 
AEQVALUE 
+ Xj+ 1 + XKll + XLll + XMI1 
W = # of status variables 
P =# of +' signs 
II
 
MAIN DRIVER
 
STEP 1: ACLKQUE - Move one disc address from the clock queue to the
 
special queue provided the timed queue is empty.
 
Clock queue will hold the disc address of timed analog
 
equations-each time the "I"timer expires for that
 
particular analog.
 
TIME: 	 Minimum 20 cycles if timed queue is not empty.
 
Maximum 220 cycles if timed queue is empty.
 
STEP 2: 	 BHISTINT - pseudo interrupt routine for history tape output
 
BHISTOUT - history tape output routine
 
33 cycles for BHISTINT
 
+40 cycles for BHISTOUT if (1)No buffer is ready,
 
(2)the channel is busy
 
+80 cycles to initiate actual output of a buffer
 
153 cycles
 
STEP 3: 	 EQINCORE - Find or input equation to evaluate
 
3a 3 b 3c
 
AEQVALUE evaluate Update index Check DO log tables
 
equation reference table (ADOCHK)
 
50 cycles
 
STEP 1 A No input 
DO from 
To Process 110-A 
STEP 1 STEP 4 
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STEP 4: ASWTCHK - Simulated switch input from card reader 
Cycles 
XA13 Initial setup each entry 
58 
45
XB1 3 	Determine ifproper block of index is in core 

XCI3 	Locate information in the index block pertaining 75
 
to thi-s switch
 
XD13 	Update status of switch if it changed, and send
 
event to history buffer 83
 
XEJ 3 Log effected equations into normal queue if the
 
switch changed in status 200 + N(30)
 
N = # of effected
 
equations
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INTRODUCTION
 
The enclosed documentation represents a portion of the effort expended
 
by Computer Sciences Corporation personnel in the development of a
 
general purpose .simulator.utilizing the Saturn V Breadboard Simulator
 
(MARDSLVC) concept, design, and capabilities.
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SECTION 1
 
A) 	In order to determine the software capability, e.g., response
 
time and equation evaluation time, of the NARDSLVC system, CSC
 
personnel flow charted the major functions (subroutines) in the
 
Real-Time Phase of MARDSLVC and derived equations for computing
 
the cycle time required to perform each of these functions.
 
Reference Appendix A and Figure 5 in Appendix A of this docu­
ment.
 
To determine either 1) the response time to a particular external
 
stimuli (simulated switch or discrete output) or 2) the cycle
 
time for a particular equation evaluation requires effective
 
utilization of Appendix A.
 
B) 	To determine the cycle time required for a particular evaluation,
 
the following criteria should first be established.
 
1) 	The type of equation to be evaluated as described in Appendix B
 
of this document.
 
2) 	The equation length, i.e., number of words.
 
3) 	The queue from which the equation is to be evaluated, e.g.,
 
Special, Timed, or Normal.
 
4) 	The location of the equation, e.g., in core memory or on the
 
RAD.
 
5) 	The number and type of cross reference contained in the equa-.
 
tion, e.g., other equations, timers, and/or pick-up values
 
and drop-out values.
 
C) 	To determine the response time to an external stimuli, the following
 
criteria should first be established.
 
1) The type of external stimuli, e.g., simulated switch or dis­
crete output.
 
2) 	The queue is always Normal queue (lowest priority).
 
3) 	The location of the cross reference index block, e.g., in
 
core memory or on the RAD. The index block contains the disc
 
address of all equations effected by the particular stimuli.
 
4) 	The number of equations effected by the stimuli.
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SECTION 2
 
A) Being more familiar 1) with the different types of transfer equa­
tions; 2) with their format within the'MARDSLVC system; and 3) with 
the processing required for each type, CSC personnel also derived 
new formats for the four major groups of equation types. The
 
major groups are analog equations, non-timed discrete equations,
 
timed discrete equations, and threshold discrete equations,
 
Figures 1, 2, 3 and 4, respectively. The new formats decrease
 
the MARDSLVC format by a minimum of 5 computer words per equation.
 
The decrease is attributed to the use of relative address words
 
which eliminate the need for any logic operators such as logical
 
"OR", slash marks, or dollar sign presently used in the MARDSLVC
 
format. The relative address words eliminate the need to scan
 
the equation for the location of a desired logical operator and
 
allow the software to readily access pertinent.information within
 
the equation. A prior knowledge of the nARDSLVC system indicates
 
that the relative address technique will substantially decrease
 
processing time for all equation groups.
 
B) 	The reformatted analog equation, Figure 1, Section 2, decreases
 
the IfRDSLVC analog format by J+5 computer words. J is the number
 
of segments (logical "OR" terms) in a MiARDSLVC analog equation.
 
Eliminated from the 14ARDSLVC format are:
 
1 Disc address word 
5 Keywords 
J-1 Plus signs (logical "OR" operator) 
1 Dollar sign operator 
2J Slash marks enclosing analog parameters 
Total 3J+6
 
Added to the format are:
 
1 Keyword (word 2 of Figure 1)
 
2J Relative addresses in words 3 through 2J+2
 
Total 2J+l
 
The resultant analog decrease is:
 
E(3J+6) - (2J4-1)] = J+5 computer words/equation 
3
 
C) The reformatted non-timed and timed discrete equations, Figures
 
2 and 3, Section 2, decrease their MARDSLVC discrete format by
 
5 computer words, J is the number of segments (logical "OR'
 
terms) in a M4RDSLVC discrete equation.
 
Eliminated from the iABDSLVC format are:
 
I Disc address word 
5 Keywords 
J-1 Plus signs (logical "OR" operators) 
1 Dollar sign operator 
Total J+6 
Added to the format are:
 
1 	 Keyword (word 2 of Figures 
3 Relative addresses in words 3 through J+2
 
Total J+l
 
The 	resultant discrete decrease is:
 
[(J+6) - (3+)] 5 computer words/equation 
D) 	The reformatted threshold discrete equation, Figure 4, Section 2,
 
decreases the AIRDSLVC format by 6 computer words.
 
Eliminated from the MARDSLVC format are:
 
1 Disc address word 
5 Keywords 
1 Dollar sign operator 
Total 7
 
Added to the format are:
 
I Keyword (word 2 of Figure 4)
 
Total 1 
4 
The resultant threshold discrete decrease is: 
[(7)- (1)] = 6 computer words/equation 
5
 
J = i of equation segments ANALOG EQUATION 
N = # of status variables FORMAT 
R = # of analog parameters 
WORD DEFINITION
 
0 # of words in the equation (P+i)
 
1 Equation identifier (group/sub-group)
 
2 Relative address (K+N-R) of related information/
 
# of equation segments (J)
 
3 Relative address K of segment 1 status variables
 
4 Relative address L of segment 2 status variables
 
J+2 Relative address M of segment J status variables
 
J+3 Relative address K+N of segment 1 analog parameters
 
J+4 Relative address S of segment 2 analog parameters
 
21+2 Relative address T of segment J analog parameters
 
K Status variable 1 of segment 1
 
K+i Status variable 2 of segment 1
 
L Status variable 1 of segment 2
 
L
 
L+1 Status variable 2 of segment 2
 
M Status variable I of segment J
 
M+I Status variable 2 of segment J
 
K+N-i Last status variable in equation
 
Figure 1, Section 2
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ANALOG EQUATION
FORMAT (Continued) 
WORD_ DEFINITION 
K+N Analog parameters for segment 1 
S Analog parameters for segment 2 
T Analog parameters for segment J
 
K+N+R Ist related information*
 
K+hIR-Rl 2nd related information
 
P Last related information
 
*Related information within an analog equation can be any one or all of
 
the following types. Each type having the recommended format.
 
Code/Voltage
 
bits 0-2/bits 3-23
 
1) Pick-up Voltage; binary code value of 001
 
Code/Voltage
 
bits 0-2/bits 3-23
 
2) Drop-out Voltage; binary code value of 011
 
**P.C,/Rel.Addr.
 
bits 3-5/bits 6-23
 
3) Related Equation; bits 0-2 not used
 
tP.C. Processor code; allows multi-processors to be used.
 
Rel.Addr, = Relative address (memory address) of related equation
 
within the indicated processor.
 
Figure 1, Section 2
 
(Continued)
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J = # of equation segments NON-TIMED DISCRETE 
N = # of status variables EQUATION FORMAT 
WORD DESCRTPTION
 
0 # of words in the equation (P+l)
 
I Equation identifier (group/sub-group)
 
2 Relative address (K±N) of related information/
 
# of equation segments (J)
 
3 Relative address K of segment I status variables
 
4. Relative address L of segment 2 status variables
 
J+2 Relative address M of segment J status variables
 
K Status variable I of segment I (group/sub-group)
 
K+I Status variable 2 of segment 1
 
L 
L Status variable I of segment 2
 
L+1 Status variable 2 of segment 2
 
M Status variable I of segment J
 
I4-1 Status variable 2 of segment J
 
K+N-I Last status variable in equation
 
bits 3-5/bits 6-23
 
K+N 1st related equation (PoCo/REL.ADDR.)
 
K+N+l 2nd related equation
 
P Last related equation
 
Figure 2, Section 2 8
 
J = # of equation segments
 
N = # of status variables 
 TIMED DISCRETE
 
Q = 2(#) of pick-up timers EQUATION FORMAT
 
R = 2(#) of drop-out timers
 
WORD DESCRIPTION 
0 # of words in the equation (P+l) 
1 Equation identifier (group/sub-group) 
Relative address (K+N) of related information/
2 

# of equation segments (J)
 
3 Relative address K of segment 1 status variables
 
4 Relative address L of segment 2 status variables
 
J+2 	 Relative address M of segment J status variables
 
Status variable 1 of segment 1 (group/sub-group)
K 

K+1 Status variable 2 of segment 1
 
L Status variable 1 of segment 2
 
Lt-i Status variable 2 of segment 2
 
M Status variable I of segment J
 
1*1 Status variable 2 of segment J
 
K+N-1 	 Last status variable in equation
 
bits 0-2/bits 3-23*
 
K+N Ist pick-up timer (code/time)
 
bits 3-5/bits 6-23
 
K+NFI Equation related to timer (P.C./REL.ADDR.)
 
K+N+2 	 2nd pick-up timer
 
*Reference next page
 
Figure 3, Section 2
 
TIMED DISCRETE
 
EQUATION FORMAT (Continued)
 
WORD DEFINITION
 
bits 3-5/bits 6-23
 
K+N+3 Equation related to timer (P.C./REL.ADDR.)
 
bits 0-2/bits 3-23*
 
K+N+Q 1st drop-out timer (code/time)
 
K+N+QI-l Equation related to timer
 
bits 3-5/bits 6-23
 
K+N+Q+R ist non-time related equation (PoCo/REL.ADDR.)
 
K+N+A+R+l 2nd non-time related equation
 
P Last non-time related equation
 
*Pick-up/drop-out timer recommended format is:
 
CODE/TIME
 
bits 0-2/bits 3-23
 
1) Pick-up timer; binary code value of 100
 
CODE/TIME
 
bits 0-2/bits 3-23 ­
2) Drop-out timer; binary code value of 110
 
Figure 3, Section 2
 
(Continued)
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THRESHOLD DISCRETE 
EQUATION FORMAT 
WORD DEFINITION 
0 # of words in the equation (P+I) 
1 Equation identifier (group/sub-group)
 
2 Relative address ( 6 ) of related information/
 
# of equation segments (J)*
 
3 Analog equation identifier (group/sub-group)
 
which controls (effects) this discrete
 
4 Critical pick-up threshold for analog in
 
word 3 (pick-up value)
 
5 Critical drop-out threshold for analog in
 
word 3 (drop-out value)
 
bits 3-5/bits 6-23­
6 st related equation (P.C./REL.ADDR.)
 
P Last related equation (P.C./REL.ADDR.)
 
*Threshold discrete equations will always have a segment number (J)
 
equal to one. Reference Appendix B of this document for an example.
 
All threshold discrete equations will have a minimum of 6 words
 
(words 0-5); the only variable within their format will be the num­
ber of related equations (words 6-P).
 
Figure 4, Section 2
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APPENDIX A 
Subroutine 	 Description
 
The Real-Time Driver determines and directs all
REAL-TIME DRIVER 

processing during a real-time simulation with the
 
exception of the interrupt servicing subroutines.
 
The Driver references primary subroutines which
 
in turn reference secondary, etc., subroutines
 
in order to evaluate a transfer equation. Pri­
mary subroutines referenced are follows:
as 

Cycle Time
Primary Subroutines 

STEP 1: ACKLQUE Move one equation disc address 20 	 if Timed
 
queue is
from the clock queue to the 

not empty.
special queue provided the 

timed queue is empty.
 
220 if Timed
 
queue is
 
-empty. 
The Clock queue contains the
 
disc address of those timed equa­
tions whose timers have expired
 
(elapsed to zero). The expira­
tion of a timer is controlled by
 
an interrupt and is processed
 
to the Clock queue by the inter­
rupt servicing subroutine
 
AELTINE contained on page 7 of
 
this Appendix.
 
STEP 2: BHISTINT 	 Pseudo interrupt servicing sub- 33
 
routine for history tape output.
 
STEP 3: BHISTOUT 	 History tape output routine.
 
40
 
BUFFER TO OUTPUT.
NOOor 
• BUFFER READY AND 	OUTPUT STARTED. r"120 
Primary Subroutines Cycle Time
 
STEP 4: EQINCOLE Find or inptit equation to Appendix A
 
evaluate. Page 1
 
Three exits are provided:
 
N
 
4a 4b 4c 
AEQUALUE ANDEXREF ADOCHK 
evaluate one update index check DO 
equation reference log tables 
(pages 10-11) table (50 . (page 8) 
cycles) 
STEP 1 	 4c STEP 5 STEP
 
STEP 5: ASWTCKH 	 Input simulated switch from Appendix A
 
card reader provided BPT1 Page 12
 
is set and reader is READY.
 
STEP I - Recycle all steps continuously until termination 
breakpoint is SET by test conductor. 
Subroutine 	 Description
 
Checks the queues for equations to evaluate; or
 EQINCORE 

equations to input from the RAD; or input of a
 
cross reference block from the RAD.
 
Cycle Time
Parameters 

XAl Check queues for equation to input 	 tCHKEQ
 
tUPACK
XBI 	 Select highest priority equation from 

disc address I/0 table
 
XCI Initiate input from the disc 30
 
Check indicated queue for completion of input 30
 XDI 

from the disc
 
tEQINCORE = tCtKEQ +UPACK C1 Dl
 
Note: 	 Parameters X and X are applicable only when the desired equation
 
is not resident in memory.
 
Three exits from this subroutine are provided:
Note: 

-° Exit 1 	is taken if an equation is in memory and ready for
 
evaluation.
 
is taken if an index block of cross reference was pre-
Exit 2 

viously input from the RIAD.
 
no equation to input or
 Exit 3 	is taken if all'queues are empty; 

evaluate and no index block input.
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Subroutine 	 Description
 
Check queues for an equation to be input
CHKEQ 

Parameters Cycle Time 
XA2 Check for an open slot in the disc address I/0 45 per queue 
table which corresponds to the indicated 
queue. 
XB2 Select the next equation disc address from 50 
the indicated queue. 
tECORE
XC2 	 Determine if this equation is already in 

memory.
 
All queues are empty; no equation to input or 35
 XD 2 

evaluate.
 
t CHKE Q = N(XA2) + B2 'ECORE + XD2 
Note: 	 N is a queue priority of 1, 2, or 3 for the Special Queue, Timed
 
Queue or Normal Queue, respectively.
 
Parameter XD2 is applicable only when there is no equation to
 
the queues are empty; thus all other parameters
evaluate, i.e., 

are not applicable.
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Subroutine 	 Description
 
ECORE 	 Check the appropriate equation buffer based
 
on the equation length to determine if the
 
equation is already in memory.
 
Cycle Time
Parameters 

X Parameter setup each 	time ECORE is entered. 47
 A3
 
30 per 	buffer
X3 	 Time consumed for each buffer checked with 

a minimum of I buffer to a maximum of 50
 
for the Instrument Unit of the Saturn V.*
 
X Time consumed when a 	match is found (equation 33
 03 in memory).
 
Time consumed when no match is found (equation 25
 
not in memory) but a buffer is available for
 
its input.
 
t ECOR E = XA3 + N(X)B3 + XC3 + X3 
Note: 	 Only parameter X0 3 or XD3 is applicable at any one time.
 
* N is a variable parameter which can be defined only at run time 
based on the size of the data base (number of equations) and the 
amount of core available for equation buffers. Equation lengths 
are rounded up to the nearest unit of ten by the processing program
 
The test conductor establishes the exact
(Initialization Phase). 

number of buffers of a particular length via card input to the
 
Initialization Phase program.
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The number and length of equation buffers established for the IU
 
stage and used in this analysis is as follows:
 
Number (N) Length
 
10 20
 
50 30
 
40 40
 
20 50
 
10 60
 
5 70
 
4 80
 
4 90
 
5 100
 
4 200
 
3 300
 
1 800
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Subroutine Description
 
CALOG Evaluate analog portion (within slash "/"marks)
 
of an analog equation.
 
Parameters Cycle Time
 
XA4 parameter setup 
 40
 
XB4 	 pick-up E type parameters 225
 
pick-up F type parameters 86
xC4 

XD4 calculate interval time and set-up parameters l00
 
XE4 adjust interval time if initial evaluation of 45
 
analog
 
adjust interval time not initial evaluation of 158
XF4 

of analog
 
XG4 evaluate analog type:
 
P) Polynomial 351 
T) Normal non-additive 1225 
C) Cyclic non-additive 1952 
A) Normal additive 1385 
B) Cyclic additive 2114 
G) Summation 586 
H) Multiplication 405 
U) Update 290 
YH4 store evaluation results 139 E type 
58 F -type 
+tCALOG = XA4 + XB4 +XC4 + X4 XE4 +XF4 XG4 + XH4 
Note: 	 Only parameter XB4 or XC4 is applicable at any one time based upon
 
whether the analog equation is an E type or F type equation.
 
Only parameter XE4 or XF4 is applicable at any one time. Parameter XE4
 
is applicable the first time the analog is evaluated; thereafter, for
 
each successive evaluation, parameter XF4 is applicable.
 
Parameter XH4 is based upon the selection of XB4 for E type equations
 
or XC4 	for F type equations.
 
4 
Subroutine 	 Description
 
UPACK 	 Determine (1) the highest priority disc address
 
to be input and (2) the approximate number of
 
words to be input.
 
Parameters 	 Cycle Time
 
Find the highest priority disc address in 	 10
XA5 

the disc address I/O table.
 
70
 
XB5 	 Compute approximate word count for the 

desired disc address.
 
tUPACKt 	 N(X A5 + X B5 
Note: 	 N is a number 1, 3, or 5 depending upon the queue from which the
 
disc address was taken - Special Queue, Timed Queue or Normal
 
Queue, respectively.
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Subroutine Description 
BDCINRPT Disc interrupt routine 
Parameters 
XA6 Determine exact equation word count (length) 
and compute its intended memory address. 
XB6 Transfer 1 word to intended memory address. 
XC Compress disc address I/O tables by one entry 
each. 
XD6 Branch to the UPACK subroutine to select the 
next highest priority disc address to be 
input. 
XE6 Initiate next input if any. 
Cycle Time 
62 
18 
53 
tUPACK 
26 
tBDCINRPT XA6 + N(XB6) + XC6 + tUPACK + XE& 
Note: N is the number of words in the equation. 
6
 
Subroutine 

AELTIME 

Parameters 

X1 

1 M 

(AELTINE) 

X2 

(AELTIME) 

RNILGLK 

Parameter 

X 

(RNILCK) 

Description
 
Priority interrupt servicing subroutine for
 
system level interrupt 211.
 
Responsible for processing the expiration of
 
equation timers,
 
Time required to process the 
expiration of a timer associated 
Cycle Time 
153 
with an analog equation (interval 
timer). 
Time required to process the 
expiration of a pick-up or 
120 
drop-out timer. 
Priority interrupt servicing subroutine for
 
system level interrupt 210.
 
Responsible for processing the millisecond
 
clock interrupt.
 
Cycle Time
 
Time required to update (add 30
 
one) to internal real-time
 
clock.
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Subroutine 	 Description
 
ADOCFU 	 Check DO log table for a DO word from the
 
RCA-11OA to process.
 
ACOMPDO Process DO word from log table. 
Parameters Cycle Time 
XAB Check for DO word in log table. 65 
XB8 Check word for validity. 61.5 
XC8 Obtain previous status of this DO word from 84.5 
DO status table. 
XD8 	 Check for a status change (bit change) 10 per bit
 
beginning with least significant bit checked
 
position (bit 24-right side).
 
X8 	 Check for associated index in memory if bit 15 per bit
 
changed. change
 
'F8 	 Log related equations into normal queue 246.5
 
provided: 1) bit changed and 2) index is
 
in memory.
 
XC8 	 Store new status bit in old status word if 65 per bit
 
bit changed. change
 
XH8 	 Store previous and present DO status word in 55
 
history buffer.
 
X8 Associated index not in memory; disc address 163.5
 
of index to normal queue. DO word back to
 
log table.
 
tADOCK = AS + XB8 XC8 + Q(XD8) + R(XE8) + R(XF8) + R(X)G8 + X 8 + Xis 
ACOMPDO 
8
 
Q = Number of bits interrogated ( 1 - 24 ) 
R = Number of interrogated bits which had a change in status ( 1 - 24 ) 
Note: 	 Parameter X18 is applicable only when the index of related equations
 
associated with a bit change is not in memory. Exit 1 is taken.
 
If this 	condition occurs, parameter XH8 would not be applicable until
 
the index was brought into memory and the entire DO word of 24 bits
 
had been checked for changes.
 
The unfinished DO word is restored in the log table until all 24
 
bits have been checked.
 
Those bits, if any, which had a status change and had their associated
 
index in memory will be rechecked; however, parameter XG8 will have
 
previously been applicable and their new status will be reflected in
 
the previous (old) DO status word. Thus, during subsequent rechecked
 
of the same DO word, previously checked bits which changed and were
 
completely processed will have effect only on the coefficient R for XD8"
 
Considering the number of DO's (discrete outs) which were active during
 
IU simulation, it is safe to assume that the associated index for any
 
bit change is in memory.
 
Note: 	 Two exits from this subroutine are provided:
 
Exit 1 	is taken if the DO log table is not empty.
 
Exit 2 	is taken if the DO log table is empty; only parameter XA8
 
is applicable in this case.
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Subroutine Description
 
ASWTCHK Input simulated switch from the card reader.
 
Parameters Cycle Time
 
XA9 Initial setup each entry. 53
 
139 Determine if associated switch index is in 45
 
memory.
 
XC9 Determine where the equations related to the 75
 
switch 	are located in the index block.
 
X9 	 Update the status of the switch and place 83
 
previous and present status in history buffer.
 
X 	 Place related equation disc addresses from 200 + N(30)
E9 index block into normal queue
 
N = 	# of related 
equation disc 
addresses 
tASWTCHK XA9 9 ± x'C9 + 'D9 + XE9 
Note: 	 If the associated switch index block is not in memory, only parameters
 
XA9 and XB9 are applicable.
 
If the above condition occurs, the subroutine will not input another
 
simulated switch until the index block has been brought into memory
 
and processing of the switch through all parameters has been completed.
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Subroutine 	 Description
 
AEQVALUE 	 Controls the evaluation of a transfer equation.
 
Common 	Parameters Cycle Time
 
XAlo 	 Initial processing each entry. 73 
XBlo 	 Determine desired status of one status 110 per
 
variable. variable
 
XCI 0 	 Process one ,,+!, (logical "OR") operator. 43 per tqit 
XD10 	 Process a "$" (end of equation) 38
 
operator.
 
XEIo 	 Place related equation disc address(es) into N(30) + 100 
specified queue if: 1) equation changed in 
status and/or 2) reached a critical value N = number of 
(pick-up/drop-out value). related equa­
tion disc
 
addresses
 
Discrete Parameters 	 Cycle Time
 
XFI0 	 Store evaluation results inappropriate 140
 
status table and previous and pre'ent status
 
in a history buffer.
 
XGI 0 Set any associated pick-up/drop-out timers in N(67) + 37
 
clock cells
 
N = Number of asso­
ciated timers.
 
XR10 Determine if pick-up or drop-out timer asso- N(4) + 70
 
ciated with timed discrete has expired.
 
N = Number of clock
 
cells active.
 
+
tDISCRETE XAlo + M(% 1 0) + P(XcIO) + XI0 + XEI 0 + 1l+ XG i0 
AEQVALUE
 
M = Number of status variables checked 
P = Number of "+" operators processed'. 
10 
Subroutine Description 
AEQVALUE Continued. 
Analog Parameters Cycle Time 
XII I Pick-up analog equation information from N(ll) + 102 
secondary (analog) timer tables. 
N = Number of 
entries before
a match is 
found. 
XI 1l Evaluate analog portion within slash ("/") marks tCALOG 
only. 
XKI1 Reset analog timer. 80 
XLl1 Store analog previous and present value 83 
in history buffer. 
XMl1 Determine if analog reached a critical value; 64 + P(185) 
P = # of pick-up values, D = # of drop-out or 
values, 64 + D(185) 
tANALOG = XAIO + M(XB10) + P(XcC)0 + XI0 + XE1 0 + XIl + CALOG + XKII + II + XMIl 
AEQVALUE
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Subroutine Description Cycle Time 
HFSA Floating point addition 114.0 
FHSS Floating point subtraction 136.0 
hFSM Floating point multiply 100.0 
HFSC Floating point divide 140.5 
CCOTFP DDAS counts to floating point 78 
CFPTCO Floating point to DDAS counts 29 
FTB Floating point to binary 42 
CMINMAX Check floating point limits 42 
12
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An example of each of the four, major groups (types) of transfer
 
equations within the NARDSLVC system are as follows:
 
1) 	Analog Equation
 
ElO0 = 
Al 	* BI/C, 0, 0, 2500, 1000, 5000, 2000, 11000, M(200000)/
 
+ E500 + E200/G, 1.0, E500, -1.0, E200, M5000, NO, IIQO0, 
 M(100000)/$
 
2) 	Timed Discrete
 
Vl0 = V99(2000,0)$
 
The equation VlO0 is true if V99 is true 
and has been true (timed)

for a minimum of 2000 milliseconds. VI00 is false whenever V99
 
is 	false (time of 0 milliseconds).
 
3)_ 	Non-timed discrete
 
AlOr = Vl01 * B200 * Yl + VI01 * B201$ 
4) 	Threshold discrete (Analog internal variable)
 
V200 = EIO0//5000, 2500//$
 
The equation V200 is true when the value (voltage) for ElOO is
 
equal to or greater than 5000 millivolts.
 
V200 is false when ElOO is 
equal to or less than 2500 millivolts.
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1.0 Scope
 
This report discusses the capabilities of the DEE-6 Simulator System
 
based on the solution times of the equations. For the same data base
 
this report can serve as this basis to determine the capabilities
 
required for future simulation systems.
 
1
 
2.0 Introduction
 
In this reporta mathematical analysis of the DEE-6 simulator is made
 
to establish its capability. The mathematical analysis is based on
 
Phe Computer Sciences Corporation timed subroutines and the flow charts
 
of the real-time program listed in Appendix A and B respectively of
 
Sperry Rand's "General Purpose Simulator System Study" Part 2.
 
To minimize the assumptions and thereby reasonably predict the capabilities
 
of the simulator, Sperry Rand proceeded with an extensive study to
 
classify the data base of the Instrument Unit, The data base was first
 
classified by equation type. For each equation type the length of every
 
equation was determined and grouped into logical class intervals. For'
 
each class interval the associated number of equations, the average
 
number of OR terms per equation, and the average number of cross references
 
per equation were established,
 
A computer program was written 
to fit a least square polynomial curve
 
through the data. 
A sample of the program is shown in Appendix A of
 
this report. The computer program calculated and printed out the
 
coefficients for up to a fourth order polynomial. 
It also calculated
 
the correlation between the data and terminated the calculation of the
 
coefficients whenever a correlation of better than 98 percent was 
found.
 
The classified data are also used to calculate the mean equation length
 
and the memory requirements of the various equation types. The mean equation
 
length and itscorresponding number of OR terms and number of 
cross
 
references read from the curves are substituted into the applicable sub­
routines to determine the solution time for each equation type.
 
Figure 2-la and b are simplified flow charts for the equation solution
 
times. 
 Figure 2-la is the flow chart used when the equation is located
 
in the RAD and Figure 2-lb is the flow chart used assuming the equation
 
of interest is located in resident memory. The equation solution times
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Figure 2-1 Equation Solution Time Flow Chart
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3 
are then used to obtain a measure of the systems response time to
 
a DO from RCA 110-A computer and to a switch action simulated by
 
the card reader. From the equation solution times and system responses
 
conclusions are drawn about the DEE-6 simulator capabilities.
 
4
 
3.0 Mathematical Analysis
 
In this section the solution time for each equation type is calcualted.
 
The solution times are based on the Computer Sciences Corporation timed
 
subroutines. The flow chart of the real-time problem shown in Appendix 
B of Sperry Rand's "General Purpose Simulator System Study" Part 2, and
 
the Statistics of the Instrument Unit data base.
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3.1 A 	Type Discrete Transfer Equations
 
3.1.1 	Equation mean length : X = Z X F 11.23 or 11 wordsA NA Ai Ai
 
Where NA = 466 The total number of A type equations
 
XAi The median of the ith class interval (See Table 3.1)
 
FAi The number of A type equations within the ith interval
 
(see Table 3.1)
 
3.1.2 	Memory requirements: Number of words = XAi - YAi) F = 5254 words 
Where YAi. The average number of cross references in the ith
 
class interval
 
3.1.3 	Number of OR terms (AOR) per transfer equation based on an equation 
mean length of 11 words (See curve B figure 3.1):AOR = 1 
3.1.4 	Number of cross reference (ACR) per transfer equation based on an
 
equation mean length of 11 words: ACR = 0
 
3.1.5 	Number of status variables (Nst)/OR term
 
X 
 ACR 0A 8 
= 	
-= 2
AOR 
Where 0A = I Number of operators within the transfer equation 
3.1.6 	Time required to process an A type equation when the equation is not
 
in resident memory.
 
3.1.6.1 t .	 = 1.75 x 10-6 (45m + 30n + 10k + 253) = 1.29 milliseconds 
eqincore
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Table 3.1 A Type Discrete Transfer
 
Equations Grouped Data
 
Equation Frequency 
Length Of 
(Words) Occurance 
XA FA 
10-11 404 
12-13 45 
14-15 9 
16-17 6 
18-19 2 
Total 466 
Average 

No. of OR 

Terms 

1 

1 

2 

3 

1 

Average
 
-No. of Cross
 
References
 
YA
 
0
 
0 
0.8
 
0
 
7.5
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e 3.1 A-Type Discretes Equations 
Where teqincore is the time it takes the simulator to search for an
 
equation 	to evaluate. It is obtained by combining
 
the equations of the Equincore, Chkeq, Ecore, and
 
Upack subroutines listed in Appendix A of Sperry
 
Rand!s "General Purpose Simulator System Study"
 
Progress 	Report 2.
 
m = 3 	 The queue priority
 
n = 10 	 The buffer size alloted based on an equation mean
 
length of less than 20 words
 
k = 5 	 The disc address queue priority
 
tmain- = 0.107 millisecond (See Main Driver Subroutine listed 
driver irAppemdix A of Sperry Rand's "General Purpose Simulator 
Study" Part 2. 
3.1.6.2 	tbdcinrpt = 1.75 x 10- 6 (18 x +10k +211) = 0.803 millisecond
 
Where tbdcinrpt is the time spent in the disc interrupt subroutine
 
(For details see Appendix A of Sperry Rand's General
 
Purpose Simulator System Study" Progress Report 2.)
 
X = X 	 = 1 Equation word length
 
3.1.6.3 	Evaluation time of transfer equation assuming all of the status
 
variables to be true:
 
taeqvalue 	(max) (110 Nst + 30 ACR + 43r + 10Oa + t + 213) 1.75 x i0­
= 1.19 	milliseconds
 
Where taeqvalue (max) 	is the maximum time required to evaluate a
 
discrete equation. ( For details of the equation
 
see the aeqvalue subroutine listed in Appendix A
 
of Sperry-Rand's "General Purpose Simulator
 
System Study" Progress Report 2.)
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NS = 3 The number of status variables checked 
ACR = 0 The number of related equations
 
r = 0 The number of plus operations
 
a = I Transfer equation changed in status
 
t = 33 Computer cycles to process $ operator
 
3.1.6.4 	Mi-nimum evaluation time of transfer equation assuming the first
 
status variable checked is false:
 
- 6
taeqvalue (min) = 1.75 x 10 (110 NST + 30 ACR + 43r + 100a + t + 213)
 
= 0.632 millisecond 
NST = I The number of status variables checked 
ACR = 0 The number of related equations 
r = 0 The number of plus operations 
a = 0 Transfer equation did not change in status 
t = 38 Computer cycles required to process a $ operator 
3.1.6.5 	ttape = 3.2 milliseconds The average time required to output results
 
on history tape. (For details, see Sperry Rand's "General
 
Purpose Simulator System Study" Progress Report 2.)
 
3.1.6.6 	t a --= 17.5 milliseconds The average time required to access anaccess
 
equation 	from the disc.
 
3.1.6.7 	Maximum time required to search, retrieve, access,evaluate, and
 
output on history tape an A type transfer equation:
 
Amax) main eqincore tbdcinrpt aeqvalue access 
idriver
 
\in rad
 
+ t 24.094 milliseconds
 
tape
 
10 
3.1.6.8 	Minimum time required to search, retrieve, access,evaluate,and output
 
on history tape an A type transfer equation:
 
t - +t . +t +t +t 
B(min) tmain eqincore tbdcinrpt aeqvalue access 
 tape
 
_Equation driver
 
tB(min ) 23.532 milliseconds
 
(Equation

in tad 
3.1.7 	 Time required to process an A type equation when the equation is in
 
memory >
 
3.1.7.1 	Expected time spent to check the equation buffer to see if the equation
 
is in resident memory:
 
E(t)Buffer P1 t + 2Pt + . . n Pt 	 3.1 
Where t = 30 Computer time in cycles spent for each
 
buffer check
 
Pi for i 1,2,. The probability that the equation is in the
 
n ith buffer.
 
Assuming 	P = P . . P - then equation 3-1 can be written1 2 n n
 
E(t)Buffer (1+2+ .... +n)
 
Substituting the applicable values for n and t the expected time to check
 
the equation buffer becomes:
 
E(t)Buffer = 165 cycles
 
3.1.7.2 	Time required to search the queues and buffer for equation to evaluate:
 
teqincore = 1.75xlO6 (45m + e(t)buffer + 150) 3-2 
Equation 
in memory = 0.787 millisecond 
1i 
Equation 3-2 is obtained by combining the equations for the eqincore,
 
chkeq, and ecore subroutines listed in Appendix A of Sperry Rand's
 
"General 	PurposVe Simulator System Study" Part 2 with the terms per­
taining to the retrieval of the equation from the buffer eliminated
 
as before 	m = 3 is queue priority.
 
3.1.7.3 	 t = 0.107 millisecond 
dr.iver 
3.1.7.4 	taeqvalue(max) - 1.19 milliseconds (See Section-3.1.6.3)
 
Equation\
 
in memory)
 
3.1.7.51taeqvalue(min) = 0.632 millisecond (See Section 3.1.6.4) 
/zquatron
 
in memory
 
3.1.7.6 	t 3.2 milliseconds
 
tape
 
3:1.7.7 	 Maximum time required to search, evaluate,and output on history tape
 
an A type discrete equation when the equation is in resident memory:
 
t t + t + t + t 
A(max) main eqincore aeqvalue max) tape 
Aquation qdriver Equationfruation 

in resident) 	 kin (in memor5 
memory / = 5.284 milliseconds 
3.1.7.8 	Minimum time required to searchIevaluateand output -on history tape
 
and A type transfer equation when the equation is in resident memory:
 
tA(min) main + teqincore + taeqvalue (m + t
 
.quation driver (Equation Equation
 
in memory 	 in memory (in memory 
tA(min) 4.726 milliseconds
 
( quation 
in memor 	) 
12
 
3.2 B 	Type Discrete Transfer Equation (Equation not in memory)
 
3.2.1 	Equation mean length: XB 51 
5 
X F =16.59 words
 
Bi Bi 
(See Table 3.2 for XBi, YBi and FBi values)
 
5
 
3.2.2 	Memory requirements: Number of words = (X - Y ) F - 6333 words 
11 Bi Hi Hi 
3.2.3 	Number of OR terms (BO) associated with XB: B = I (See curve B 
figure 3.2) 
3.2.4 	Number of cross-references (BcR) associated with XB: BCR = I­
(See curve C figure 3.2) 
3.2.5 	Number of status variables (NST)/OR term
 
X- BCR - 0B - 8
 
BOR
 
3.2.6 	Time required to process a B type equation when equation is not in
 
memory.
 
3.2.6.1 t = 0.107 millisecond
main 
driver
 
3.2.6.2 teqincore 
= 1.75 x 10-6 (45m + 30n + k + 253) = 1.29 milliseconds. 
Where 	m = 3 Normal Queue
 
n = 10 Buffer Size
 
k = 	 5 Normal Queue 
- 6
3.2.6.3 tbdcrirpt= 1.75 x 10 (18 x XB + 10k + 	211) 0.904 millisecond= 

Where 	X XEB = 17 Words 
13
 
Equation 

Length 

(Words) 

XB 

10-19 

20-29 

30-39 

40-49 

50-59 

Total 

Table 3-2 B Type Discrete Transfer
 
Equations Grouped Data
 
Frequency Average Average 
Of No. df OR No. of Cross 
Occurance Terms References 
FB Y B 
260 1.36 0.84
 
41 1.99 5.34
 
20 3.35 10.55
 
9 5.5 2.89
 
3 8.67 6.33
 
333
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3.2.6.4 	Evaluation time of transfer equation if all of the status variables
 
are true:
 
6
taeqvalue(max) = 1.75 x 10- (110 NST + 30BCR + 43r + lOa
 
+ t$ + 213) = 1.01 milliseconds
 
Where N,ST 8 Number of status variables checked 
B = 1 Number of related equations 
r 0 Number of + operators 
a = 1 Equation change in status 
t 38 Computer cycles required to process a.$ operator 
3.2.6.5 	Minimum evaluation time of transfer equation if the first status
 
variable is false:
 
taeqvalue(min) = 1.75 x 10-6 (110 NST + 30BCR + 43r + 100a 
- t$ + 213) = 0.684 millisecond 
Where NST = 1 Number of status variables bhecked 
BCR = I Number of related equations 
r = 0 Number of + operators 
t = 38 Computer cycles required to process a $ operator 
a = 0 Equation did not change in status 
3.2.6.6 	tTape= 3.2 milliseconds
 
3.2.6.7 	t 17.5 milliseconds
 
access
 
3.2.6.8 	Maximum time required to search, retrieve, access, evaluateand
 
store on history tape a B type transfer equation
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qB(max) =n main eqincore 
-tbdcinrpt aeqvalue access ttape
 
(quation\ driver
 
inrad / 
tB(max) 	= 25.01 milliseconds
fEquationh
 
3.2.6.9 	Minimum time required to search, retrieve, access, evaluate, and
 
store on history tape a B type transfer equation:
 
tB(min) tmain eqincore tbdcinrpt aeqvalue(min)
 
(Equation\ driver
 
kin rad 2
 
+t + t
 
access tape
 
tB(min)= 23.685 milliseconds
 
3.2.7 Evaluation of B type transfer equations with equation in resident memory
 
3.2.7.1 	Expected time spent in checking the equation buffer to see it
 
equation is in resident memory.
 
30
 
E (t) = - (I + 2 + .+ n) = 165 cycles

Buffer n
 
Where n = i0 The equation buffer size
 
3.2.7.2 	Time required to search the queues and buffer for equation to evaluate:
 
6
teqincore 1.75 x 10- (45m + E(t)buffer + 150) =_ 0.78 millisecond
 
Equation

(in memory)
 
Where m 	 = 3 Normal Queue 
17
 
3.2.7.3 tmain = 0.107 millisecond 
3.2.7.4 
driver 
taeqvalue(max) = 
( quation 
in memory) 
3.2.7.5 taeqvalue(min) 
( quation 
in memory 
= 
2.01 milliseconds (See Section 3.2.6.4)
 
0.684 millisecond (See Section 3.2.6.4)
 
3.2.7.6 t = 3.2 milliseconds 
3.2.7.7 Maximum time required to search ,evaluate,and output on history
 
tape a B type transfer equation when the equation is in resident
 
memory:
 
tBm) = tmai + t . + ttap 
B(max) main 
 eqincore aeqvalue(max) + tape(Equation driver (&juation quation' 
in memory in memory in memory 
tB(max)= 6.094 milliseconds
 
Squation 
in memory 
3.2.7.8 Minimum time required to search,evaluate,and output on history
 
tape a B type transfer equation when the equation is in resident
 
memory.
 
t =t ++t + t+t 
(Bmin) main eqincore aeqvalue(min) tape
 
q odriver quation Equation N 
\in memory] in memory in memory 
tB(min) = 4.778 milliseconds 
quation
 
in memory
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3.3 	Discrete Internal Variables Transfer Equations. 
1 12 
3.3.1 Equation mean length: IV = 	 52- X!V = 28.3 words 
(See Table 3.3 for XIVi YDIVi, and FDIVi values)
 
12
 
3.3.2 Memory requirementsJ 'Number of 	words (XVi - YD ) F
i=lDIV-i 	 Dl 
3.3.3 	Number of OR terms (DIVOR) associated with iv:
 
DIVOR = 3
 
(See curve B figure 3.3)
 
3.3.4 	Number of cross-references (DIVcR) associated with tiV =3
 
(See curve C figure 3.3)
 
3.3.5 	Number of status variables NST/OR term:
 
NSTS=
 
NST=XI I CR -0DIV 8=5
DIVOR
 
Where ODIV = 3. Number of operators
 
3.3.6 	Time required to process a discrete internal variable transfer equation
 
when equation is not in memory.
 
3.3.6.1 	t = 0.107 millisecond 
driver 
-
3.3.6.2 
teqincore = 1.75 x 10 6 (45m + 30n + 	10k + 253) = 3.39 milliseconds 
19
 
Table 3-3 Discrete Internal Variable Transfer
 
Equation Grouped Data 
Equation Frequency Average Average 
Length Of No. of OR No. of Cross 
(Words) Occurance Terms References 
FDIV YDIV 
10-19 196 1.58 2.07 
20-29 167 2.77 5.42 
30-39 92 3.03 6.75 
40-49 15 3.70 10.91 
50-59 25 4.99 15.10 
60-69 6 6.50 25.20 
70-79 2 7.50 31.50 
80-89 13 9.08 33.50 
90-90 4 10.25 20.00 
100-109 2 9.5 2.72 
120-129 1 20 3.72 
150-159 1 16 7.82 
Total 524 
20
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Where m 	 = 3 Normal Queue­
n = 50 Buffer Size
 
k = 5. Normal Queue
 
'6 ( 1 8 3.3.6.3 	tbdcinrpt = 1.75 x 10- x v + 10k + 211) 1.34 milliseconds 
Where IV =XDI  	 28 words 
3.3.6.4 	Maximum evaluation time of transfer equation (assuming the fifth
 
status variable of the first two OR terms are false and all other
 
status variables are true);
 
taeqvalue(max) =1.75 x 10- 6 (110 NST + 30 DIVCR + 43r + 100a
 
+ t$ + 213) = 1.26 milliseconds
 
$ 
N = 3 Number of status variables checkedST 
DIV = 2 Number of related equations 
CR
 
r = 0 Number of + operators
 
a = 0 Equation did not change in status
 
3.3.6.6 	ttape = 3.2 milliseconds
 
3.3.6.7 	t = 17.5 millisecondsaccess
 
3.3.6.8 	Maximum time required to search, retrive, access, evaluate, and
 
output on history tapea discrete internal variable equation.
 
tDiV(max) tmain + teqincore +tbdcinrpt +taeqvalue(max) 
(Equation driver 
t \ces + t = 28.957 milliseconds 
access tape 
22
 
3.3.6.8 	Minimum time required to search, retrieve, access, evaluate, and
 
store on history tape a discrete-internal variable equation:
 
tDIV(min) = main + teqincore + bdcinrpt + taeqvalue(max)
 
Equation driver
 
+ t + t = 26.797 milliseconds
access tape
 
3.3.7 	 Evaluation of discrete an internal variable transfer equations with
 
equation in memory'
 
3.3.7.1 	Expected time spend in checking the equation buffer to see if
 
equation is in resident memory:
 
E(t)Buffer = - (1 + 2 + . . + n) = 765 cycles 
W'here n 	= 50 The equation buffer size
 
3.3.7.2 
Time required to search the queues and equation buffer for equations
 
to evaluate:
 
eqincore = - 61.75 x 	10 (45m + E(t)Buffer + 150) = 1.837 milliseconds. 
(Equation 

B
in memory] 
Where m 	= 3 Normal Qieue 
3.3.7.3 	t = 0.107 millisecondmain
 
driver
 
3.3.7.4 	taeqvalue(max) = 3.42 milliseconds (see section 3.3.6.4) 
(Equation) 
23
 
3.3.7.5 taeqvalue(min) 1.26 milliseconds (see section 3.3.6.5)
 
(Equation
 
\n memory)
 
3.3.7.6 ttape = 3.2 milliseconds 
3.3.7.7 Maximum time required to search, evaluate, and output on history
 
tape a discrete internal variable equation when the equation is in
 
resident memory:
 
tDIV(max) 
 = main + tequicore + taeqvaluemax) tape
(Equation\ 
 driver (Equation (Equation
 
in memory in memory \in memory
 
t DiV(m ) 8.554 milliseconds 
Equation

\in memory 
3.3.7.8 Minimum time required to search, evaluate, and output on history
 
tape a discrete internal variable transfer equation when the equation
 
is in resident memory:
 
t =t + t. + t+
DiV(min) main eqincore aeqvalue(min) tape
 
(quation\ driver Equation'\ Equation
 
kn memory in memory in memor
 
tDiV(min) = 6.394 milliseconds 
iEquation'\
 
in memory
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3.4 DDAS Discrete Transfer Equations
 
3.4.1 	 Equation mean length (excluding last two entries of Table 3.4):
 
10
 
'L - _i = 16.14 words
 
)DAS 177 DASi DDASi
 
(See Table 3.4 for XDDASi and FDDASi values)
 
12
 
3.4.2 	Memory requirements: Number of words = (X - YDDASi) FODASi i=l 
= 4498 words 
3.4.3 	Number of OR terms (DDASOR) associated with XDDAS:.-

DDASOR = I (See curve B figuie 3.4)
 
3.4.4 	Number of cross-references (DDASCR) associated with '%DAS:
 
DDAS = 3.0 (Rounded off to nears whole number) 
3.4.5 	Number of status variables (NsT)/OR term
 
XDDAS 	" DDAScR DDAS -8 
= 	 R DA = 4 
DDASOR
 
Where 0DDAS = 2 Number of operators 
3.4.6 	Evaluation of DDAS discrete transfer equations with equation not in
 
memory:
 
25
 
Table 3.4 	DDAS Discrete Transfer
 
Equations Grouped Data
 
Equation Frequency Average Average
 
Length No. of OR No. of Cross
 
Terms References
 
XDDAS FDDAS 	 YDDAS
 
10-14 130 1.07 	 0.5
 
15-19 19 1.63 	 2.47
 
20-24 9 2.78 2.11
 
25-29 6 2.83 4.5
 
30-34 8 6.0 1.0
 
35-39 1 4.0 10.0
 
40-44 I 4.0 13.0
 
55-59 1 6.0 23.0
 
85-89 1 16.0 	 1.0
 
135-140 1 27.0 1.0
 
690-694 1 89.0 1.0
 
700-704 1 91.0 1.0
 
Total 	 179
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3.4.6.1 	tmain = 0.107 millisecond 
driver 
6
3.4.6.2 	t . = 1.75 x 10- (45m + 3n + l0k + 253) = 1.29 millisecondseqincore
 
Where 	m= 3 Normal Qaeue
 
n = 10 Buffer Size
 
k = 5 Normal Qieue
 
- 6
3.4.6.3 	 tbdcinrpt= 1.75 x 10 (18XDDAS + 10k + 211) = 0.96 millisecond 
= 16 words= XDAS
XDDAS 

3.4.6.4 	Maximum evaluation time or transfer equation (assuming all four status
 
variables are true):
 
6
taeqvalue(max) = 1.75 x 10- (110 NST + 30DDAScR + 43r + 100a
 
+ t + 213) = 1.54 milliseconds
 
Where NST = Number of status variables checked
 
DDAS = 	3 Related equations
I
CR 

r = 0 Number of operators 
t = 38 Computer cycles to process$ 
a 	 1 Equation changed in status 
3.4.6.5 	Minimum evaluation time of transfer equation (assuming the first,
 
status variable is false):
 
-
taeqvalue~min) = 1.75 x 10 6 (110 NST + 30 DDASCR + 43r + 1ooa + t$ + 213) 
0.72 millisecond
 
28 
Where N = 1 Number of status variables checked 
ST
 
DDAS = 3 Number of related equations
 
r = 0 Number of + operators
 
a = 0 Equation did not change in status
 
3.4.6.6 	ttape= 3.2 milliseconds
 
3.4.6.7 	 t = 17.5 millisecondsaccess
 
3.4.6.8 	Maximum time required to search, retrieve, access, evaluate, and
 
store on history tape a DDAS transfer equation:
 
tDDAS(max) = tmain + teqincore + tbdcinrpt + taeqvalue + ttape 
(Equation) driver 
kin red 
access
 
tDDAS(mx = 24.597 milliseconds 
(Equation
kin red
 
3.4.6.9 	Minimum time required to search, retrieve, access, evaluate, and store
 
on history tape'a DDAS transfer equation:
 
. 
+ 	 +tt =t +t t + t + t 

tDDAS(min) main eqincore bdcinrpt + aeqvalue tape access
 
(Equation) driver
 
in red / 
tDDAS(min ) = 23.777 milliseconds
 
(Equation'\
 
i n rad / 
3.4.7 Evaluation of a DAS discrete transfer equations with equation in memory.
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3.4.7.1 	Expected time spent in checking the equation buffer to 
see if equation
 
is in resident memory:
 
Et)30 (1 + 2 + n) = 165 cycles

Buffer n
 
Where n 10 The equation buffer size
 
3.4.7.2 	Time required to search the queues and buffer for equations to evaluate:
 
teqincore 1.75 x 10- 6 (45m + e(t)Buffer + 150)
 
Equationry 
teqincore 	\=0.787 millisecond
 
(Equation

\in memory] 
Where m 	= 3 Normal Queue 
3.4.7.3 	 t = 0.107 millisecond
main
 
driver
 
3.4.7.4 	taeqvalue(max) = 
(Equation
 
in memory)
 
3.4.7.5 	taeqvaluemin) 
(Equation
 
in memory)
 
1.54 milliseconds (See Section 3.4.6.4)
 
0.72 milliseconds (See Section 3.4.6.5)
 
30
 
3.4.7.6 	Maximum time required to search, evaluate, and output on history
 
tape a DDAS discrete transfer equation when the equation it in resident
 
memory:
 
t= t+t +t
 
tDDAS(max) tmain 
 +eqincore aeqvaluemax) + ttape(Equation\ driver Equation (Equation\ 
in memory kin memory/yin memory) 
tDDAS(max) 5.624 milliseconds
 
(Equation
 
in memory
 
3.4.7.7 	Minimum time required to search, evaluate; and output on history
 
tape a DDAS discrete type transfer equation when the equation is
 
in resident memory:
 
tDDAS~min) = main 
 + teqincore ,+
taeqvalue(min) + ttape
(Equation 
 driver (quation (Equation
 
in memory/ in min memory
 
tDDAS(min)= 4.814 milliseconds
 
( Equation
 
kin memory/
 
3.5 Power Bus Discrete Transfer Equations
 
-	 1 5 
3.5.1 	Equation mean length: XB = 3 > iXPB.F 36.71 words 
(See Table 3.5 for XBBi, YPBi and FPBi values)
 
8
 
3.5.2 	Memory requirements: Number of words = 2 (X3 i - Y *) F iPBi Bi 
= 1841 	words 
3.5.3 	Number of OR terms (PBOR) associated with XPB: PBOR = 2 
(See curve B figure 3.5) 
3.5.4 	Number of cross-references (PBc) associated with X B:PB = 18 
(See curve C figure 3.5) 
XPB - PBOCR- pB -8
 
Number 	of status variables (N
3.5.5 

3.5.6 	Evaluation of power bus discrete equations with equation not in memory.
 
3.5.6.1 	tlmain 0.107 millisecond
 
driver
 
3.5.6.2 	teqincore 1.75 x 10 (45m + 30n + l0k + 253) = 2.87 milliseconds 
Where m 3 Normal Qaeue
 
n = 40 Buffer Size
 
k = 5 Normal Qieue
 
3.5.6.3 	tbdcinrpt = 1.75 x 10 6 (8XPB + l0k + 211) 1.62 milliseconds 
Where XPB = 3B = 37 words 
32
 
Table 3.5 Power Bus Discrete Transfer
 
Equations Grouped Data 
Equation Frequency Average 
Length Of No. of OR 
(Words) Occurance Terms 
PB FPB 
10-19 14 1.07 
20-29 7 2.90 
30-39 1 2.00 
40-49 6 7.50 
50-59 4 4.60 
60-69 1 9.00 
140-149 1 1.00 
190-199 1 2.00 
Total 35 
Average
 
No. of Cross
 
References
 
YPB 
2.6
 
4.0
 
21.0
 
4.3
 
26.4
 
0
 
135
 
175
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3.5.6.4 	Maximum evaluation time of transfer equation assuming first four
 
status variables of the first OR term are true while the fifth is false
 
and all five status variables of second OR term are true
 
- 6
taeqvalue(max) 1.75 x 10 (I10 NST + 30 PBcR + 43r + lOOa
 
+ t + 213) = 3.35 milliseconds
 
Where NST = 9 Number of status variables checked 
"B BcR = 	 18 Number of related equations 
r = 1 Number of + operators 
t = 	38 Cycles required to process $ operator 
a = 1 Equation changed in status
 
3.5.6.5 	Minimum evaluation time of transfer equation (assuming the first
 
status variable of each OR term is false):
 
6
taeqvalue(min) = 1.75 x 10- (110 NST + PBCR + 100a + 43r 
+ t + 213) = 1.84 milliseconds
 
Where NST = 2 Number of status variables checked 
PBcR = 18 Number of related equations 
r = 1 Number of + operators 
a = 0 Discrete equation did change.in status 
3.5.6.6 	t = 3.6 milliseconds 
tape
 
3.5.6.7 	 t = 17.5 milliseconds
 
access
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3.5.6.8 	Maximum time required to search, retrieve, access, evaluate,and
 
store on history tape a power bus transfer equation:
 
tPB(max) = 
main + teqincore + tbdcinrpt + taeqvalue(max) 
Equation\ driver 
in rad / 
tape 	 access
 
tPB(max 	.= 28.687 milliseconds 
3.5.6.9 	Minimum time required to search, retrive, access evaluate, and
 
store on history tape a power bus transfer equation:
 
tPBmin) = main eqincore tbdcinrpt aeqvalue(min) 
Equation 
(in rad / 
driver 
ttape access 
t = 27.138 milliseconds 
(PBlmin)
 
Equation)
(in
rad
 
3.5.7 	Evaluation of a power bus discrete transfer equation with equation
 
in resident memory
 
3.5.7.1 	Expected time spent in checking the equation buffer to see if equation
 
is in the resident memory:
 
E(t) e 3 (1 + 2 + . . n) = 615 cycles
Buffer n
 
Where n = 40 The equation buffer size
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3.5.7.2 
Time required to search the queues and buffer for equations to
 
evaluate:
 
-6 
teqincore = 1.75 x 10- (45m + E(t)Buffer + 150)
 
(Equation
 
\in memory/
 
t = 1.592 milliseconds

eqincore
 
Equation
 
in memory/
 
Where m = 3 Normal Quede 
3.5.7.3 
t = 0.107 millisecond
 
main
 
driver
 
3.5.7.4 taeqvalue(max) = 3.35 milliseconds (See Section 3.5.6.4)
(Equation
in memory)
 
3.5.7.5 taeqvalue(min) = 1.84 milliseconds (See Section 3.5.6.5)
 
(Equation .
 
\in memoryj
 
3.5.7.6 
Maximum time required to search, evaluate, and output on history
 
tape a power bus discrete transfer equation when the equation is in
 
resident memory:
 
tPB(max) = 
 main + teqincore + taeqvalue(max) tape
(Equation
driver (Equation (Equation
 
in memory/ in memory) (in
 
tB= 9.249 milliseconds
 
(PB(max)
Equation
 
in memory)
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3.5.7.7 	Minimum time required to search, evaluate, and output on history
 
tape a power bus discrete type transfer equation when the equation
 
is in resident memory:
 
tPs(min) = main +teqincore +taeqvalue(min) +ttape 
Equation driver (Equation Equation\in memory) 	 \in memory) kin memory)
 
t Bmi ) = 6.737 milliseconds 
(Equation
 
kin memory/
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3.6 VXXX = EXXXI/ P.V., DV/f$ C.R. Type Transfer Equations 
1 5 
3.6.1 	 Equation mean length: ZV= 25-4 i= iFvi = 17.44 words 
(See Table 3.6 for i, 	YVi and FVi values)
 
5 
)3.6.2 	Memory requirements: Number of words = S (i" - FV = 4808 words 
3.6.3 
Number of OR terms (VOR)R associated with VOR
 
(See Table 3.6 and curve B of figure 3.6)
 
3.6.4 	Number of cross-references (VCR) associated with
 
VCR = 1 (See curve C figure 3.6)
 
3.6.5 	Number of status values (NsT) = 1
 
3.6.6 	Evaluation of VXXX//P.V., D.V.//$ type transfer equation with
 
equations not in memory:
 
3.6.6.1 	t = 0.107 millisecond 
driver 
3.6t6.2 t .	 1.75 x 106 (45m + 30n + l0k + 253) 1.16 millisecondseqincore
 
Where m = 2 Timed Queue
 
n = 10 Buffer Size
 
k = 2 Timed Qaeue
 
3.6.6.3 	thdcinrpt 1.75 x i06 ( 18 XV + 10k + 211) 0.710 millisecond 
xv = xV = 17 words 
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Table 3.6 VXXX = EXXX//P.V., D.V.//$ Type 
Transfer Equation Grouped Data 
Equation Frequency Average Average 
Length Of No. of OR No. of Cross (Words) Occurance Terms References 
FVv 
17 188 1 1 
18 31 1 2 
19 17 1 3 
20 16 1 4 
21 2 1 5 
Total 254 
40
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3.6.6.4 tVaeqvalu e = 1.75 x 10- (110 NST + 30 VCR + 100a + 43r + t$ + 289) 
tVaeqvalue = 0.992 millisecond
 
Where NST = 1 Number of status variables checked 
VCR = 1 Number of related equations 
a = 1 Equations changed in status 
t$ = 38 Computer cycles required to -rocess $ operator 
r = 0 Number of + operators 
3.6.6.5 	Time required to evaluate related equations:
 
tV CR = B(max) PB + tE(max) PE + tF(max) PF + tDIV(max
 
Equation Equation Equation Equation 
rado (in rad) (in rad (in rad)/
(in 

PDIV + tDDAS(max) PDDAS + PBUS
tBUS 

(Equation (Equation
 
\inrad / \in tad 
t V = 	 28.324 milliseconds 
(Equations
 
in rad )
 
P = - = 0.005 Probability that the related equation is a 
BUS 379 
bus type.
 
Where t	B(max)= 25.01 milliseconds (See Section 3.2.6.8
 
Equationh
 
in rad
 
PB = 0.174 (See Table 3.6.1)
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t 	 31.337 milliseconds (See Section 3.8.6.7) 
E(max)
 
Equation
 
in rad /
 
PE = 0.235 (See Table 3.6.1) 
tF(max) = 29.416 milliseconds (See Section 3.7.6.6) 
Equation 
(in rad ) 
PF = 0.290 (See Table 3.6.1) 
tIV(max) -28.957 milliseconds (See Section 3.3.6.8X 
Equation h 
(in
rad
 
PDIV = 	0.161 (See Table 3.6.1)
 
tDDAS(max) = 24.597 milliseconds (See Section 3.4.6.8)
 
Equation
 
in rad
 
PD 0.132 (See Table 3.6.1)
DDAS
 
t BUS(max)= 28.687 milliseconds (See Section 3.5.6.8) 
(Equation(in
rad
 
PBUS = 	0.005 (See Table 3.6.1)
 
3.6.6.6 	ttape 3.2 milliseconds
 
3.6.6.7 	t = 17.5 millisecondsaccess
 
3.6.6.8 	Time required to search, retrieve, access, evaluateand store on
 
history tape a VXXX = EXXX//P.V., DV//$ tape equation
 
tV = tmain + teqincore + tbdcinrpt + taeqvalue +access 
 + tape
 
driver
 
t = 23.667 milliseconds
 
V
 
43
 
Table 3.6.1 VXXX = EXXX//P.V., D.V.//$ Type 
Of Related Equations
 
Equation Frequency Number and Type of Related Equations
 
Length B E F DIV DDAS Bus
 
x 
1 191 65 10 47 25 40 2
 
2 31 1 42 13 4 2 0
 
3- 18 0 29 8 8 8 0
 
4 16 0 8 32 24 0 0
 
5 2 0 0 10 0 0 0
 
Totals 258 66 89 110 61 50 2
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3.6.6.9 	Time required to search, retrieve, access, e aluate and store
 
on history tpae a VXXX = EXXX//B.V., D.V.//$ and its related
 
equations:
 
tv total 	= tv + tV RE 51.991 milliseconds
 
(Equation)

in tad
 
3.6.7 	Evaluation of VXXX = EXXX//P.V., D.V.//$ transfer equation with 
equation in resident memory: 
3.6.7.1 	Expected time spend in checking the equation buffer to see if
 
equation is in resident memory:
 
E(t) = - ( + 2 + . . n) 165 cycles
Buffer n
 
Where n = 10 The equation buffer size
 
3.6.7.2 	Time required to search the queues and buffer for equations to
 
evaluate-:
 
I 
teqincore = 1.7 x 10-6 (45m + E(t)Buffer + 150)
(Equation

kin memory/ 
t = 0.709 millisecond
 
(eqincore
(Equation

in memory)
 
Where m = 2 Timed Qaeue
 
3.6.7.3 	t = 0.107 millisecond
main
 
driver
 
45
 
3.6.7.4 taeqvalue(Equation'\
\in memory/ 
= 0.992 millisecond, (See Section 3.6.6.4) 
3.6.7.5 Time required to search, evaluate, and output on history tape a 
VXXX = EXXX//P.V.,D.V//$ transfer equation when the equation is in 
resident memory: 
tV 
-t o 
Equation 
in memory( 
= 
. 
tmain 
driver 
t+ 
+eqincore 
(Equation 
in memory) 
aeqvalue(max) 
(Equation 
in memory) 
ttape 
t 
Equation(inmemory/ 
= 5.008 milliseconds 
3.6.7.6 Time required to evaluate the expected related equations: 
t (V RE 
Equation> 
in memory) 
=t p
B(max) B 
(Equation ) 
\in memory) 
+t p
E(max) E 
Equation 
\in memory, 
+ t 
F(max) 
(Equation 
in memory) 
B +t p 
F DIV(max) DIV(Equation
in memory, 
+ t P 
DDAS(max) DDAS 
/Equation 
in memory) 
+ t 
BUS(max) 
(Equation> 
kin memory) 
BUS 
tv 
Equation
in memory) 
= 7.955 milliseconds 
Where t B(max) 
/Equation 
in memory 
= 6.094 milliseconds, (See Section 3.2.7.7) 
PB 0.174 (See Table 3.6.1) 
46 
TE(max) 	= 11.406 milliseconds
 
Equation
i memory/
 
PE = 0.235 (See Table 3.6.1)
 
t(max) 7.082 milliseconds
 
(Equation
 
in memory)
 
P = 0.290 (See Table 3.6.1) 
DIV= 8.554 milliseconds
 
in memory)
 
0.161 (See Table 3.6.1)
IV = 

tDDAS(max ) 5.624 milliseconds
 
Equation 
in memory)
 
PDDAS = 0.132 (See Table 3.6.1)
 
tBUS(max) = 8.247 milliseconds
 
Equation
 
PBUS = 	0.005 (See Table 3.6.1)
 
3.6.7.7 	Time required to search, evaluate, and record on history tape a
 
VXXX= EXXX//P.V.,D.V.//$ type transfer equation and its related
 
equation when the equations are in resident memory:
 
otal + t = 5.008 + 7.955 = 12.963 milliseconds 
Equation
in memory}
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3.7 F Type Analog Equation
 
3.7.1 	Equation mean length (excluding the last three entries of Table 3.7):
 
12
 
= 1 12=
 
21--9 iiF =i 31.2 or 31 words
 
15
 
3.7.2 	Memory requirements: Number of words = S (i " i) fFi = 8206 words 
i=l1 
3.7.3 	Number of OR terms associated with XE 
(See curve B figure 3.7): F = 2 OR terms 
3.7.4 	Number of cross-references (FcR) associated with X
 
(See curve C figure 3.7)':F = 2 cross-referendes 
3.7.5 	Number of status variables (NST)/OR term
 
-FCR -0 F 	- K- 8
 
NST F R = 2 (rounding off)
 
FOR
 
Where OF 	 = 6 Number of operators
 
K = 6 	Average number of entries inclosed within the /.... /
 
marks per OR term
 
3.-7.6 	 Evaluation of F type analog equations with equation not in memory:
 
3.7.6.1 	tmain 0.456 millisecond (See Sperry Rand's "General Purpose
 
driver Simulator System Study:' Part 2).
 
-
3.7.6.2 	teqincore = 1.75 x 10 6 (45m + 30n + 10k + 253)
 
(Equation)

kin ra d
 /
 
t - = 2.64 milliseconds
eqincore
(Equation)

in
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Table 3.7 F Type Analog Equations
 
Grouped Data 
Equation Frequency Average 
Length No. of OR 
Terms 
15-24 97 1 
25-34 69 1.64 
35-44 29 1.69 
45-54 14 2.57 
55-64 2 3.5 
65-74 1 4 
75-84 1 4 
85-94 2 8 
95-104 0 0 
115-124 2 11 
125-134 1 9 
135-144 1 9 
215-224 1 14 
245-254 1 13 
625-634 1 16 
222 
Average
 
No. of Cross
 
References
 
0.35
 
2.03
 
1.83
 
2.28
 
5
 
6, 
0 
0
 
0
 
0 
0
 
0
 
0
 
13
 
16
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 Iitttt 
m = 1 Special Queue
 
n = 40 Buffer Size
 
k = I Special Queue
 
3.7.6.2 	tbdcinrpt 1.75 x 10- 6 (18XF + 10k + 211)(Equation 
inrad 
tbdcinrpt = 1.36 milliseconds
 
Equation
(in /rad 
Where = = 31 Words 
3.7.6.3 	Maximum evaluation time of transfer equation (assuming the
 
second status variable of the first OR term to be false and all
 
other status variable to be true):
 
t 	 1.75 x 10-6 110 N + 30 F + 100a + 43r 
aeqvalue(max) ST CR (Equation\ + 11 S + (185 PI + 370 P2 + 555 P + 740 P4) 
\in a 3 4 
PCR + t$ + 402 + 	tCalog 
taeqvalue(max) = 4.26 milliseconds
 
Equation
 
in rad 
Where 	NST = 3 Maximum number of status variables checked
 
FCR = 2 Number of related equations
 
a = I Number of Ok terms that changed in status 
r = I Number of + operators 
S = 4 Relative position of desired entry in secondary 
timer table 
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P = 0.327 (See Table 3.7.1) 
P2 0.265 (See Table 3.7.1) 
:P = 0.265 (See Table 3.7.1) 
P4 0.082 (See Table 3.7.1) 
PCR = 0.221 (See Table 3.7.1) 
t$ = 38 Computer cycles required to process a $ operator 
tE Calog = 2.34 milliseconds (See Section 3.10) 
3.7.6.4 	Minimum evaluation time of transfer equation (assuming the first
 
status variable of each OR term to be false, i.e., neither OR'term
 
changed in status).
 
taeqvalue(min) = 1.75 x 10 (110 NST + 43r + t$ + 156)
Equation 
in rad
 
taeqvalue(min ) = 0.8 millisecond
 
/Equation(inrad 
WThere NST = 2 Number of status variables checked 
r = I Number of + operators 
t$ = 38 Computer cycles required to process $ operator 
3.7.6.5 	Expected time for the solution of VXXX 
= EXXX//P.V., D.V.//$ C.R
 
type related equations:
 
E(t)F 	 = tV PCR (PVI 2PV2 + 3PV3 + 5PV5 + 6PV6 + 7PV7 +8 PV8)
 
~CR
 
E(t)FC R = 0.56 t = 13.253 milliseconds
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Where tV = 23.667 milliseconds Time required to search retrieve, 
access, and evaluate VXXX = 
EXXX//P.V,, D.V.//$ type equations. 
P 
VI 
= 0.265 
0 
(See Table 3.7.1) 
P = 0.327 (See Table 3.7.1) 
PV3 = 0.163 (See Table 3.7.1) 
P = 0.061 (See Table 3.7.1) 
PV6 = 0.061 (See Table 3.7.1) 
PV =2V8 = 0.0200.06 (See(See TableTable 3.7.1)3.7.1) 
P = 0.221 (See Table 3.7.1) 
3.7.6.6 	Maximum time required to initially search, retrieve, access, evaluate,
 
and output on history tape an F type analog transfer equation:
 
tF(max) main eqincore) bdcinrpt + aeqvalu (max)
 
Equation driver /Equation\ /Equation\ (Equation 
(in rad / kinrad / in rad / in rad / 
+ t + t 
access tape
 
tF(max) 29.416 milliseconds
 
'Equation
k in rad /
 
3.7.6.7 	Minimum time required to initially search, retrieve, access, evaluate,
 
and record on history tape an F type analog transfer equation:
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Table 3.7.1 F Type Related Equations
 
Number of Pick-Up 

Equations Value 

13 1 

3 1 

3 0 

13 2 

3 3 
2 3 

8 3 
1 4 
2 4 
1 4 
Total 49
 
PCR - 2 = 0.221 
16
 
P1 = 1 = 0.327 

13 
P2 = - = 0.265 
13 
P =L = 0.265 
P4 
P4 = = 0.082 
13
 
P = L- = 0.265

V1 

16
 
PV = L = 0.327

V2 4//P.V., 

8
 
P = 0.163 

3V2 = 0.061 

3

PV6 = -9 = 0.061 

1
 
Drop-Out 
Value V// 1/ DIV 
1 1 0 
1 2 0 
0 0 1 
2 2 0 
3 5 0 
3 6 1 
3 3 0 
4 7 2 
4 8 0 
4 6 0 
Probability that the transfer equation has
related equations, pick-up, and drop-out
 
values;
 
Probability of only one pick-up and one
drop-out 

value.
 
Probability of two pick-up and two drop­out values.
 
Probability of three pick-up and three
drop-out values.
 
Probability of four pick-up and four drop­out values.
 
Probability of only one related VXXX = EXXX
//P.V., D.V.//$ type equations.
 
Probability of two related VXXX = EXXX
D.V.//$ type equations.
 
Probability of three related VXXX = EXXX
//P.V., D.V.//$ type equations.
 
Probability of five related VXXX = EXXX
 //P.V., D.V.//$ type equations.
 
Probability of six related VXXX = EXXX
 
//P.V., D.V.//$ type equations.
 
P = 
V7//P.V. = 0.020 Probability of seven related VXXX = D.V.//$ type equations. EXXX 
P 2 = 0.040 Probability of eight related VXXX EXXX 
V 49//PtV., D.V.//$ type equations 
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(i).= tin + t +t 	 t + t+t(Tin) main eqincore tbdcinrpt + aeqvalue access tape 
(Equa tionu driver /Equation\ Equation\ tEquation 
rad 	 kin red kin red kin rad 
tF(min) = 25.956 milliseconds
 
Equation)
kin rad 
3.7.6.8 	Maximum time required to initially search, retrieve, access, evaluate,
 
and output on history tape an F type equation and all of its related
 
equations:
 
(a)ttl=tan 	 + t + t+ 
t(max) total tmain +eqincore bdcinrpt taeqvalue(max) 
(Equation\ driver /Equation /Equationh (Equation\ 
red \iniknin red } \in redrad 	 / 
+ E(t)FcR + tape + taccess
 
<Equationh 
in rad ) 
(max) total= 42.669 milliseconds
 
(Equation)

in red
 
3.7.7.9 	Minimum time required to initially search, retrieve, access, evaluate,
 
and output on history tape an F type analog equation and all of its
 
related equations:
 
F(min) total tmain + teqincore + tbdcinrpt + taeqvalue(min)
 
(Equation\ driver fEquation\ Equation) (Equation\ 
ird / \mn red red } kin rediknin 

CR 
 access 
 tape
 
Equation 
in red 9 
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tF(min) total = 39.209 milliseconds
 
Equation
 
in rad /
 
3.7.7 	Evaluation of F type analog equations with equation in memory.
 
3.7.7.1 	Expected time to check the equation buffer to see if equation is
 
in memory:
 
E(t) (I + 2 + . .+n)

Buffer n
 
Where 	t = 30 Computer cycles required for each buffer check 
n = 40 Buffer size 
E(t)Buffer 615 cycles 
3.7.7.2 	Time required to search queues and buffer for equation to evaluate:
 
6
t -n= *1.75x 10- (35m + E(t)Buffer + 150)
 
(Equation
 
in memory)
 
t = 1.4 milliseconds
.c 

(eqincore
(Equation
 
in memory/
 
Where m = 1 Special Queue
 
3.7.7.3 	t = 0.456 millisecondsmain
 
driver
 
3.7.7.4 	Maximum time required for the evaluation of the equation (assuming
 
second status variable of the first>OR term to be false and all
 
other status variables to be true):
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taeqvalue = 4.26 milliseconds (See Section 3.7.6.3)(Equation\

in rad
 
3.7.7.5 	Minimum time required for the evaluation of the equation (assuming
 
all of the status variables of the first'OR term to be true):
 
taeqvalue(min) 1.75 x 10 - 6 i0 NST + 30FCR + 100a + 43r + llS (Equation

kin memory) t+0
 
+ (185PI + 370P2 + 555P3 + 740P4) PCR + 
t$ + 	402
 
+ tCR Calog = 4.00 milliseconds 
Where N = 2 Number of status variables checked 
r = 0 Number of + operators
 
tCR Calog 2.54 milliseconds (See Section 3.10)
 
All other variables are the same as those of Section 3.7.6.3.
 
3.7.7.6 	Expected time for the solution of VXXX = EXXXf/P.V,, D.V.//$ type 
related equations assuming the related equations are in resident 
memory. 
E(t)F 	 = tv (-VI + 2 ?V2+ 3PV3 + 52V5 + 6PV6 + 7EV7 + 8PVS) 
CR Equation(Equation
(in memory
 
in memory
 
P = 0.56 t 2.804 milliseconds 
CR V (Equation
 
5in memoy/ 
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Where tv = 5.008 milliseconds Time required to search and
 
Equation evaluate VXXX = EXXXI/P.V.,
 
in memory) 
 D.V.//$ type equations
 
PCR' IVI . " PV8 (See Table 3.7.1) 
3.7.7.7 	Maximum time required to search, evaluate, and record on history tape
 
an F type analog transfer equation when the equation is in resident
 
memory:
 
tF(max) = tmain + teqincore + taeqvalue(max) + trape
 
driver (Equation /Equation
 
in memory) in memory) \in memory

(Equation 

tF(max) = 7.082 milliseconds
 
Equation
 
in memory / 
3.7.7.8 	Minimum time required to search, evaluate, and record on history tape
 
an F type analog transfer equation when the equation is in resident
 
memory:
 
tF(min) = tmain + teqincore + taeqvalue(min) +ttape 
driver (Equation (Equation
 
in memory) i memory) in memory

(Equation 

tF(min) = 7.056 milliseconds
 
Equation
 
in memory)
 
3.7.7.9 	Maximum time required to search, evaluate, and output on history tape
 
an F type analog equation and all of its related equations when the
 
equations are in resident memory:
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't(max)total tmain + teqincore + taeqvalue + E(t)E + ttape
Equation driver /Equation /Equation REqution 
\in memoryj in memory) \in memory) (in memory) 
(max) total = 9.886 milliseconds 
Equation
 
in memory/
 
3.7.7.10 Minimum time required to search, evaluate, and output on history tape
 
an F type analog equation and all related equations when the equations
 
are in resident memory:
 
tF(min) total = tmain eqincore aeqvalue E+ t 
Equation driver Equation Equation REt tape 
\in memory 
 in memory in memor kin memory)
 
tF(min) total = 9.860 milliseconds (Equation

in memory)
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3.8 E 	Type Analog Transfer Equations
 
3.8.1 	Equation mean length (excluding last three entries of table 3.8). 
229 P XEiFEi = 40.00 Words 
i=l1
 
14
 
3.8.2 	Memory requirements: Number of words = (Xi + YEi) F = 11638 words 
i=l1 
3.8.3 	Number of OR terms associated with X.: EOR = 2.1 or 2 OR terms 
(See curve B, figure 3.8) 
3.8.4 	Number of cross references (ECR) associated with X: 
(See curve C, figure 3.8) -
ECR = 0.8 or 	I related equation
 
3.8.5 	Number of status variables (NsT)/OR term
 
XE ECR -0 K- 8 
NST EOR7 Status variables per OR term 
Where 0E = 6 Number of operators 
K = 6 Average number of entries inclosed within the / . . .1 
marks per OR term. 
3.8.6 	Evaluation of E type analog equations with equations not in memory.
 
3.8.6.1 	tmain = 0.456 millisecond (See Sperry Rand's "General Purpose 
driver Simulator System Study" Part 2) 
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Table 3.8 E-Type-of Analog Equation
 
Equation Frequency 
Length 
XE FE 
15-24 102 
25-34 43 
35-44 15 
45-54 20 
55-64 9 
65-74 11 
75-84 7 
85-194 3 
95-104 2 
105-114 14 
115-124 3 
165-174 4 
175-184 5 
245- 254 2 
240 
Grouped Data
 
Average 

No. of OR 

Terms 

1 

2 

1.8 

3.0 

-5.0 

4.45 

5.72 

6 

4 

5.06 

9 

8 

8 

17 

Average
 
No. of Cross
 
References
 
~E
E
0.09
 
0.56
 
0.2
 
0.8
 
1.66
 
0.91
 
0.58
 
2
 
0
 
0.286
 
2.67
 
2.25
 
3.2
 
3
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3.8.6.2 	teqincore 1.75 x 10-6 (45m + 30n + 10k + 253)
 
/Equation
: on
(3.~ 
t .	 - 2.64 millisecondseqincore
 
Equationh
(in
rad
 
Where m = 1 Special Queue
 
n = 40 Buffer Size
 
k = 1 Special Queue
 
3.8.6.3 	tbdcinrpt 1.75 x 10- 6 (18XE + 10k + 211)
(Equation

in rad ) 
tbdcinrpt= 1.65 milliseconds
 
Equation 
in rad
 
Where XE XE = 40 words 
3.8.6.4 	Maximum initial evaluation time of transfer equation (assuming the
 
seventh status variable of the first OR term to be false and all
 
other status variables of the transfer equation to be true):
 
taeqvalue 1.75 x 10- (110 NST + 30 ECR + 100a +43r + lis 
Equation)
 
-(in rad + (185P1 + 370P2 + 555P 3 + 740P4)PCR + t$ + 402)+ tCalog
 
= 3.75 + 2.6 = 6.35 milliseconds 
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Where N = 13 Maximum number of status variables checked
ST
 
ECR 1 Average number of related equations
 
a = 	 1 Number of OR terms that changed in status 
r = 	 1 Number of + operators 
S = 	 4 Relative position of desired entry in secondary 
timer table. 
t = 38 Computer cycles to process $ operator 
P1 = 0:107 (See Table 3.8.1)
 
'P2 = 	0.75 (See Table 3.8.1)

P3 = 0.018 (See Table 3.8.1)
 
P4 = 0.125 (See Table 3.8.1)
 
PCR = 0.233 (See Table 3.8.1)
 
tealog = 2.6 milliseconds (See Section 3.10.1)
 
3.8.6.5 	Minimum initial evaluation time of transfer equation (assuming the
 
first status variable of each OR term to be false, i.e., neither OR
 
term changed in status):
 
6
t 	 1.75 x 10- (110 N + 43r + t + 156)

aeqvalue(min) 	 ST $ 
Equation \ 
in rad
 
= 0.8 millisecond 
Where NST = 2 Number of status variables checked
 
r = 1 Number of plus operators
 
t$ = 38 Computer cycles required to process $ operator
 
3.8.6.6 	Expected time for the solution of VXXX = EXXX//P.V.., D.V.//$ C.R. type
 
related equations:
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E(t)EcR tV(Pvl . 2?V2 + 32V3 + 42V4 + "?V6) 2CR
 
E(t)E 	 = 12.614 milliseconds 
Where tV = 23.667 Time required to search, retrieve, and evaluate 
VXXX = EXXX//P.V., D.V.//$C.R. type equations. 
PV1 = 0.089 (See Table 3.8.1) 
(See Table 3.8.1)
PV2 = 0.75 

2V3 = 0.018 (See Table 3.8.1)
 
BV4 = 0.107 (See Table 3.8.1)
 
PV6 = 0.036 (See Table 3.8.1)
 
= 
PCR 0.233 (See Table 3.8.1)
 
3.8.6.7 	Maximum time required to initially search, retrieve, access, evaluate,
 
and output on history tape an E type analog transfer equation:
 
= t + t. +t
 
tE(max) main eqincore (bdcinrpt aeqvalue(max)
 
Equation driver fEquation\ Equation (Equation\ 
inrad inrad in rad / jinrad / 
+ t +t
 
access tape
 
tE(max) = 31.796 milliseconds(Equationnrad 
3.8.6.8 	Minimum time required to initially search, retrieve, evaluate and
 
output on history tape an E type analog transfer equation:
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= + t + t + ttE(min) tmain teqincor tbdcinrpt aeqvalue(min) 
(Equation\ driver (Equation Equation\ (Equation) 
in rad kin rad in rad /kin red/ 	 ) 9 
+ t + t
 
access tape­
t Emin) = 26.246 milliseconds
 
/Equation

Ei)
( n
radJ
 
3.8.6.9 t = 17.5 milliseconds 
access
 
3.8.6.10 	t = 3.2 milliseconds 
tape
 
3.8.6.11 	Maximum time required to initially search, retrieve, access, evaluate,
 
and output on history tape an E type equation and all related equations.
 
Ema) 
. t
.E(max) = t main + . + t+t+eqincore 
 bdcinrpt + taeqvalue(max)
 
quation driver (Equation \[Equation) Equation\
 
/ 	 inrad / in rd /in rd )inrad 
E(t) ttape access
 
CR
/Equation 
(in )rad 

tE(max) = 44.41 milliseconds
 
Equation
 
3.8.6.12 	Minimum time required to initially search, retrieve, access, evaluate,
 
and output on history tape an E type analog equation and all related
 
equations:
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-	
+ + t tt 	 +(min) tmain +eqincore + bdcinrpt +taeqvalue(min) 
quation driver nEqation Equation Equation 
rad radin inin 	 rad 
+ ttape + 	t + E(t)E " = 38.860 milliseconds access CR
 
(Equation)
\in ra 
3.8.7 Evaluation of E type analog equations with equations in memory:
 
3.8.7.1 Expected time to check the equation buffer to 
see if the equation is.
 
already in memory:
 
E(t)ue 	 (I + 2 + . . + n)
Buffer n
 
E(t)Buffer 615 Cycles
 
Where t = 30 Computer cycles required for each buffer check
 
n = 40 Buffer size
 
3.8.7.2 Time required to search queues and buffer for equation to evaluate:
 
,-6
 
teqincore = 1.75 x 10- 6 
(45m'+ E(t)Buffer + 150) = 1.4 milliseconds(Equation

memoryB
(in 

Where m 1 Special Queue
 
3.8.7.3 	tmain = 0.107 millisecond
 
driver
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3.8.7.4 	Maximum time required for the evaluation of the equation (assuming
 
seventh status variable of first OR term to be false and all other
 
status variables to be true):
 
taeqvalue(max) = 6.35 milliseconds
(Equation(See Section 3.8.6.4)
 
in memory) 
3.8.7.5 	Minimum time required for the evaluation of the equation (assuming all
 
of the status variables-of the first OR term to be true):
 
6
te= 1.75 x 10- (i0 N + 30 E + lOOa + 43r + 1S
 
CR
ST 

Equation
(aeqvalue(min)
in memory)/
 
+ (185PI 	+ 370P2 + 555P3 + 740P4) PCR + t$ + 402)
 
+ tCalog
 
aeqvalue(min) 
 =_3.12 milliseconds
 
Equation
 
in memory)
 
Where N = 7 Number of status variables checked 
ECR = 1 	 Average number of related equations 
a = 1 Number of OR terms that changed in status 
r = 0 Number of plus operators 
S = 4 	 Relative position of desired entry in secondary 
times table. 
P 1 = 0.104 	(See Table 3.8.1)
 
P2 = 0.75 	 (See Table 3.8.1)
 
F3 = 0.018 	 (See Table 3.8.1)
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P4 0.125 (See Table 3.8.1)
 
PCR 0.233 (See Table 3.8.1)
 
t = 38 Computer cycles to process a $ operato 
tCalog = 2.80 milliseconds (See Section 3.10.1).
 
3.8.7.6 	Maximum time required to search, evaluate, and output on history tape
 
an E type analog transfer equation when the equation is in resident
 
memory:
 
Eu(max - main eqincore + aeqvalue(min) + ttape
Equationdriver Equation (Equation
(in
memory 	 n memory in memory) 
t = 11.406 milliseconds 
(Elmax)
 
Equation
 
in memory)
 
3.8.7.7 	Minimum time required to search, evaluate,and output on history tape
 
an E type analog transfer equation when the equation is in resident
 
memory:
 
t -t . +t +E(min) main eqincore t+aeqvalue(min) tape
 
(Equation driver /Equation (Equation
 
kin memory 	 kin memory kin memory) 
tE(min) = 8.176 milliseconds
 
Equation
 
in memory)
 
3.8.7.8 	Expected time for the solution of VXXX = EXXX//P.V., D.V.//$ type
 
cross reference equations assuming cross reference equation is in
 
memory:
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Table 3.8.1 E Type Related Equations
 
No. of Equations PV DV V
 
5 	 1 1 1 
1 	 1 1 2 
1 	 2 2 3. 
39 	 2 2 2
 
1 	 3 3 4 
2 	 2 2 2
 
2 	 4 4 6 
5 	 4 4 4 
.-56
 
6
 
P 6 = 0.104 Probability of only one pick-up and one
 
56 	 drop-out value.
 
P = = 0.75 Probability of two pick-up and two drop-out­2 56 values.
 
1
PI 
- = 0.018 Probability of three pick-up and three56 drop-out values. 
=7
 
4 56 = 0.125 Probability of four pick-up and four
 
drop-out values.
 
= 
 0.233 Probability that the transfer equation has
 PCR =240
 
related equations, pick-up and drop-out values.
5
 
P 5- 0.089 Probability of only and related VXXX
 
EXXX//P.B., D.V/ 
Type equation.
 
42
 
PV2 0.75 Probability of two related VXXX = EXXX//P.V.,

D.V.//$ Type equations.
 
P - 1 - 0.018 Probability of three related VXXX = EXXX//

VS 56 	 P.V., D.V.//$ Type equations.
 
6 
PV4 56 0.107 Probability of four related VXXX = EXXXI/

V4 	 P.V., D.V.//$ Type equations.
 
- 2 0.036 	 Probability of six related VXXX = EXXX// 
P.V., D.V.//$ Type equations 
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E(t)E 
CREq(in me on 
tv PV1 + 
Equation
(in in ory) 
2tv 
Equation
in memory' 
+ 3tv PV3 
(Equation
in memorY) 
4t P 4 + 6tv PV6 C 
*(Equation 
\in memory) 
(Equation 
in memory) 
E(t) = 2.669 milliseconds 
CR(Equation
in memory) 
Where tV 
Equation 
in memory 
= 5.008 milliseconds 
-
Time required to search 
and evaluate VXXX = 
EXXX//P.V., D.V.//$C.R. 
type equations 
PVI 
PV2 
PV3 
= 
= 
= 
0.089 
0.75 
0.018 
(See Table 3.8.1) 
(See Table 3.8.1) 
(See Table 3.8.1) 
PV4 
IV6 
PCR 
= 
= 
= 
0.107 
0.036 
0.233 
(See Table 3.8.1) 
(See Table 3.8.1) 
(See Table 3.8.1) 
3.8.7.9 Maximum time required to search, evaluate, and output on history 
tape an E type analog equation and all related equations when the 
equations are in resident memory: 
tEmx oaE(max) total 
(Equation )in memory tmain driver + t ° eqincore (Equationin meoy + taeqvalue(max) Equationin memoryj + E(t)EcE quationi eoy + t+ttape 
)in memory)
 
71 
tE(max) total = 10.845 milliseconds
 
Equation
 
in memory}
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3.9 Analog Internal Variable Transfer Equations
 
3.9.1 	 Equation mean length (excluding last two entries of Table 3.9).
 
=i4 = 18.7 or 19 words.
-XAIV = -2F > 	 XAIV. FAIVi 
1i.l 
6 
3.9.2 	Memory requirements: Number of words 
= 	 XAIVi FAIVi = 987 words
i=l ~ A~ 
3.9.3 	Number of OR terms (AIVOR) per transfer equation based on an equation 
mean length of 19 words (See curve B, figure 3.9): AIV = I term 
3.9.4 	Number of cross references (AIVCR)per transfer equation based on an 
equation mean length of 19 words (See curve C, figure 3.9): AIV . 1. 
3.9.5 Number of 	status variables (NST)/OR term:
 
XAI - AIVc- 0AIV - K - 8
 
ST =AIV O
 
Where' 0AIV = 	 3' Number of operators 
K = 2 	 Number of entries enclosed within I . / marks per OR 
term. 
3.9.6 	Evaluation of an analog internal variable equations with equations not
 
in memory:
 
3.9.6.1 t = 0.456 millisecondmain
 
driver
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Table 3.9 Analog Internal Variable Transfer
 
Equation Grouped Data
 
Equatiorn Frequency 
Length 
--
XAIV FAIV-
16-17 17 
18-19 4 
22-23 1 
24-25 6 
223 1 
240 1 
Total 30 
Average 

No. of OR 

Terms 

1 

1 

1 

1.67 

18 

2 

Average
 
No. of Cross
 
References
 
YAIV
 
1.12
 
1.2
 
0' 
5
 
18
 
20
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( 63.9.6.2 ten = 1.75 x 10- (45m + 30n + 10k + 253)quation\ 
in rad 	) 
t = 1.064 millisecondseqincore
 
Equation
 
in rad
 
Where 	m = 1 Special Queue
 
n = 10 Buffer Size
 
k = 1 Special Queue 
3.9.6.3 -t = 1.75 x 10-6 (SX + 10k + 211) 
18AIVSEquation
(bdcinrpt
inrad
 
td= 0.985 millisecond
 
Equqtion
(bdcirpt
in rad / 
Where 	 XAIV = XAIV = 19 words 
3.9.6.4 	Maximum initial evaluation time of transfer equation (assuming all
 
five status variables are true):
 
t =1.75 x 10 6(110 NS + 30 AIVc + 100a + 43r + 11S
 
taeqvalue(max) 
 ST+0 V
 
Equation
 
in rad 	
.J 
 + t$ i+ 402) + t alog
 
Where 	NST = 5 
 Maximum number of status variables checked
 
AIVcR = I Number of related equations
 
1 Number of OR terms that changed in status 
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r = 0 Number'of 1 operators
 
S = 4 Relative position of desired entry in secondary
 
timer table.
 
t = 38 Computer cycles to process a $ operator
 
tCalog 0.728 millisecond
 
t a 	 2.765 millisecondsaeqvaluae Cmax)
 
Equation)

rad
(in 

3.9.6.5 	Minimum initial evaluation time of transfer equation (assuming the
 
first status variable checked is false):
 
taeqvalue(min) =1.75 x (110 NST + 43r + t + 156) 
Equation
 
in rad
 
Where NST = 1 Number of status variables checks 
r = 0 Number of + operators 
t$ = 38 Computer cycles required to process $ operator 
t e 0.515 millisecond.
 
(aeqvalue(min)
Equation
 
kin rad
 
3.9.6.6 	Maximum expected time to evaluate related equation:
 
B t , p + tt= + t 
tAIVcRa B(max) B DIV(max) DIV +E/max) F(max) PI / /max /Equation 	 /Equation
Equation\ quation\ 
I Equation (in ran in r dn n 1 in rad 
kin radj, 	 ,. / /7 
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Where t = 25.01 milliseconds (See Section 3.2.6.8)Equation

max)
(BI
inrad
 
3
 
P 50 = 0.06 The probability that the related equation
 
is a B type.
 
t = 28.957 milliseconds (See Section 3.3.6.8) DIVI max)SEquation 
(inrad 
42 
P 
DIV 
-
50 
= 0.84 The probability that the related equation 
is a discrete internal variable type. 
t = 31.796 milliseconds (See Section 3.8.6.7)E(max)Equation/
 
in rad
 
4 
PE = 50 = 0.08 Probability that the related equation is 
of the E type.
 
t F= 29.416 milliseconds (See Section 3.7.6.6)
F(max)
(Equation

in rad
 
PF 50 = 0.02 	 Probability that the related equation is 
of the F type. 
tA= 28.949 milliseconds 
AICR( max) 
Equation 
in rad } 
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3.9.6.7 Minimum expected time to evaluate related equation: 
t 
tAVcR(min) 
quaton 
in rad 
t 
B(min 
in rad 
P 
B 
+ t B. 
DIV(min) DIV 
quation\ 
inrad 
+ t B 
E(min) E 
(Equation 
i n/ 
+ t 
F(min)/ Equation 
in rad 
F 
Where tB(min) 
Equation'
kin na 
= 23.685 milliseconds (See Section 3.2.6.9) 
t = 26.797 milliseconds (See Section 3.3.6.9) 
Equation 
in rad 
t E(min) = 26.246 milliseconds (See Section 3.8.6.8) 
Equation)(inrad ) 
L n = 
Equation \ 
in rad 
25.956 milliseconds (See Section 3.7.6.7) 
tAiVCR(min) = 26.549 milliseconds 
Equation( in rad / 
3.9.6.8 Maximum time required to initially search, retrieve, access, evaluate, 
and output on history tape an analog internal variable transfer equation: 
t 
AIV(max) 
Equation(inrad) =t . main driver . eqincore Equation (in rad) + t+ ,bd cinrpt aeqvalue(max) Equation fEquation\ (in r d ) in rad / 
+ 	t "+ t
 
access tape
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tAV() = 25.970 milliseconds
 
(Equation

in r
 
3.9.6.9 Minimum time required to initially search retrieve, access, evaluate,
 
and output on history tape an andlog internal variable transfer equation
 
and its related equation:
 
tAIV(max) total = AIV(max) AIV (max) 54.919 milliseconds
 
/Equation\ 
. | lquation
/Equation\/ CR
 
in rad) inrad ) in d
 
3.9.6.10 Minimum time required to initfally search retrieve, access, evaluate,
 
and output on history tape an analog internal variable tfransfer
 
equation:
 
=t + t + t+t 
natAIV(min) = main teqincore /bdcinrpt +aeqvalue(min) 
(Equation driver (Equation (Equation\ /Equation\ 
kinrd kin red kin rad /kin rad 9 
+ t + t 
access tape
 
tAIV(min) = 23.720 milliseconds 
Equation)
 
3.9.6.11 Minimum time required to initially search, retrieve, access, evaluate,
 
and output on history tape an analog internal variable equation and
 
its related equation:
 
Equation AIV(min) tAIVR(min)t AIV~min) = t +  = 50.269 milliseconds 
/Equ/CRx 
uation Equation Equation\\inrad J in rad ), (in rad / 
8o
 
3.9.7 	 Evaluation of an analog internal variable transfer equation with equation
 
in resident memory.
 
3.9.7.1 Expected time spent 	in checking the equation buffer to see if equation
 
is 	in resident memory: 
. . n) = 165 cyclesE(t) - (1 + 2 + . 
-Buffer n -
Where 	n = 10 The equation buffer size 
3.9.7.2 	Time required to search the queues and buffer for equations to evaluate:
 
t .= 1.75 x 10-6 (45m + E(t)Buff + 150)
(eqineore
 
{Equation 
in memory) 
t = 0.630 millisecond 
_eqincore
(Equation
 
in memory) 
Where m = 1 Special Queue 
3.9,7.3 t = 0.456 millisecond 
driver 
3.9.7.4 taeqvalue(max) = 2.765 milliseconds (See Section 3.9.6.4) 
(Equation 
kin memory) 
3.9.7.5 t
aeqvalue (min) = 0.515 millisecond (See Section 3.9.6.5) 
Equation
in memory) 
3.9.7.6 	Maximum time required to search, evaluate, and output on history tape.
 
and analog internal variable transfer equation when the equation is in
 
resident 	memory:
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tAiV (max) = tmain + te. t 
tape
 
aeqvalue(max)
incore
in memory m iq (inn 	 memory)
Aa(I V~ m 

tAIV(min) = 4.891 milliseconds
 
Equation
 
in memory/
 
3.9.7.7 	Minimum time required to search, evaluate, and output on history
 
tape an analog internal variable type transfer equation when the
 
equation 	is in resident memory:
 
t =t . + t .+ t 	 + t 
tAIV(min) main eqincore taeqvaluelmin) tape 
Equation driver (quation /Equation(inmemory) 	 \in memoryJ \in memory
 
tAIV(min) 4.891 milliseconds
 
Equation
 
in memory)
 
3.9.7.8 	Maximum expected time to evaluate related equations when the related
 
equations are in resident memory:
 
tAIV(max) = tB(max)PB + tDIV(max) DIV + tE(max)PE 
(qation \ Equation \ Equation\ 
in memory) \in memory kin memory) 
tF(max)pF
 
Equation
 
in memory)
 
AIVCR(max) 8.065 milliseconds
 
Equation
in memory/ 
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Where: tB(max) = 6.094 milliseconds (See Section 3.2.7.7)
 
Equation

in memory/ 
t IV(max) = 8.554 milliseconds (See Section 3.3.7.6) 
Equation 
in memory 
tE(max) 11.406 ,milliseconds (See Section 3.8.7.6)
(Equation
 
in memory 
tF= 7.082 milliseconds (See Section 3.7.7.7)
 (Equation
 
in memory
 
3.9.7.9 	Minimum expected time to evaluate related equations when the related
 
equations are in resident memory:
 
St(in) = pV_ 

AIVC (min) B(min)PB +tDIV(min) DIV
 
Equation /Equaion Equation
in memory) k in memory) in memory) 
+ tE(min)PE + tF(min)PF
 
/Equation ' (Equation
kin 	 in memry) 
tAIR(In) 6.453 milliseconds
 
here: t	B(min) = 4.778 milliseconds (See Section 3.2.7.8)
 
Equation
 
in memory
 
tDIV(min) = 6.394 milliseconds (See Section 3.3.7.8)
(	Equation
 
in memory)
 
tE(min) = 8.176 milliseconds (See Section 3.8.7.7)(Equation 
in memory 
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t(min) = 7.056 milliseconds (See Section 3.7.7.8) 
quation\ 
kin memory 
3.9.7.10 	Maximum time required to search, evaluate, and output on history
 
tape an- analog Enternal variable transfer equation and its
 
related equations when all equations are in resident memory 
=
tAIV(max) 	total AIV(max) + V
(Equation
y/Equation CR(max) 
in memro) in memory) Equationi n memry 1 
= 15.116 milliseconds 
3.9.7.11 	Minimum time required to search, evaluate, and output on history
 
tape an analog internal variable transfer equation and its related
 
equationswhen all equations are in resident memory".
 
tAIV(min) total tAIV(min) MV
 
[Eqatin+ 	 tACR(min) 
Equation Equation Equation
 
tin memory) (in memr) in memory
 
11,344 milliseconds
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3.10 Evaluation of Analog Equation (Portion Within the Slash Marks)
 
3.10.1 	Expected time for the evaluation of an E type transfer equations (The
 
portion within the slash marks):
 
E(t)ECalbg= 225 PE + (86 PIF + 172 P2F + 1032 P12F
 
111s PI3F PF PG + 200 P + 351Pp
 
1225 PT 	+ 586 PG + 347-1.75xi06 3-10
 
E(t)ECalog = 2.6 milliseconds 
(Equation 3-10 is based on the calog subroutine listed in Appendix A
 
of Sperry Rand's "General Purpose Simulator System Study" Part 2
 
and Table 3-10.)
 
In Equation 3-10
 
PE The probability of an E parameter, given that it is
 
a G type quation
 
PF The probability of an F parameter, given .that it is
 
a G type equation
 
PIE' P2E The probability of IE or 
2E type parameters respectively
 
given that the parameter was an E type
 
PIF' P2F' The probability of IF, 2F 12F, or 13F type parameters
 
P12F P13F respectively given that the equation contained F type
 
parameters
 
P' T' 
 The probalities that the equation was of the G, T, P,
 
P' PGP and G or P type respedtively.
 
3.10.2 	Expected time spent for the evaluation of F type transfer equation
 
(The portion within the slash marks).
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Transfer Equation Description 	 Probability of Occurance
 
Equation
Type No. Of Polyno- No. Of Normal No. of Sumation No. of Multi­
mial Equations Non-Additive Equations plication P P P1 p' p

0 GH
 
TG GH
Equations (G) Equations 

() (T) 	 (H) 
E 	 146 423 71 0 0.228 0.660 O.Ii 0 0 
F 	 30 176 210 28 0.067 0.396 0.472 0.063 0.536
 
Transfer IM,(M),N Parameters Number Of E And F Type Parameters*
 
Equation Within Slash Marks Within Slash Marks
 
Type No of Param- No. of .
 
I eters/Term 	 Terms IE 2E IF 2F 3F 12F 13F 15F 18F 1E & IF 
E 	 2 423 48 0 9 28 0 2 6 0 0 0
 
4 217
 
F 	 2 176 9 10 20 168 7 0 0 1 1 15
 
4 268
 
Probability Of 	Occurance
 
PE F PIE P2E PIF P2F P3F P P F PI8F PEF
 
0.516 0.484 1 0 0.2 0.622 0 0.044 0.133 0 0 0
 
0.082 0.852 0.473 0.527 0.101 0.852 0.035 0 0 0.005 0.005 0.064
 
there is at least one E or F Type parameter
 
in every G and H Type Equation. P and T
 
Type equations have no E and F parameters.
 
E(t)F= 1.75xlO 6 1 [(225 P + 450 P + 155 F + (86 FF-Calo5 	 1E 2E EF + 1F
 
1 2 9 0 
+ 172 P2F + 258 P3F + P15F + 1548 P18F)PF] PGH
 
+ 200 PT + 400 FGHP + 351PP + 1225 PT + 586 PG
 
+ 405 PH + 2111
 
E(t)FCalog = 2.54 milliseconds
 
Where: PI5P P18F 	 The probability of 15F or 18F type parameter
 
respectively, given that the equations contained
 
F type parameters
 
PEF The probability that the equation contained IE
 
and IF type parameters.
 
PI1F' PI1F The probability of 15F or 18F type parameters
 
respectively, given that the equation contains
 
F type 	parameters.
 
PGH 	 The probability that the equation is either G
 
or H type.
 
PGHP 	 The probability that the equation is G, H, or P
 
type.
 
3.10.3 	 Expected time spent for the evaluation of analog internal variable
 
transfer equations, the portion within the slash marks:
 
E(t = 1,75xlO6 (40 + 86 + 290) = 0.728 millisecond
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3.11 DOs
 
3,11.1 Average number of cross references per DO
 
11
 
1.9 related equations
0 Z= Fo 02 jzil No' 
(See Table 3-11 for XDO" and FDO_ values) 
1 1 
3.11.2 Memory Requirements:
 
Number of words = >
9 
0 FDO. = 525 words 
3.11.3 Response Time To A DO
 
The response time to a DO from the 110-A computer is dependent on
 
the number and type of transfer equations on the queue stacks waiting
 
to be evaluated, the number and type of related equations scheduled
 
for evaluation by the DO, and the time required to process the DO
 
through the adochk and acompdo subroutines. Since the test conditions
 
change from one request to another, it becomes difficult to predict
 
with any certainty the response time of a DO without the following
 
simplifications:
 
1) There are no equations in the queue stacks to be evaluated.
 
2) The DO will schedule for evaluation only one related equation.
 
3) Thirteen out of twenty-four bits are interrogated for a
 
change in status.
 
With these assumptions the problem reduces to simply adding the times
 
for checking and processing a DO through the log tables (See adochk
 
and acompdo subroutines listed in Appendix A of Sperry Rand's
 
"General Purpose Simulator System Study" Part 2) and predicting the
 
type of equation scheduled for evaluation by the DO. The expected
 
time CDO) for the evaluation of the transfer equation is simply.
 
n 
3-11
to F ti' 
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In equation 3-1 t. is the time spent by the simulator to search, 
access, evaluate,,and record on history tape the ith type of transfer 
equation and P is the probability of occurance for the ith type of 
of transfer equation. t.1 for each equation type has been-calculated 
in sections 3.1 through 3.9. P. can be established from the listing 
of the related equations for the DOs of the instrument unit grouped 
in Table 3-12. 
Only the maximum solution times of each equation type for both
 
equation not in memory and equation in memory will be used to calcu­
late the response time to a 	DO. If desired the minimum response
 
times can be obtained by simply replacing the maximum solution times
 
with the minimum solution time.
 
iaximum response to a DO tAcompdo + tA(max)PA
 
th equation not in memory (Initial Evaluation)
 
+ B(max)P + tE(max)PE +otF(ma)PE 
Equation Equation /Equation) 
in rin a in rad 
+ tDIV(max)PDIV + tDDAS(max)PDDA S(Equation
( Equation A
 
in red ) ( in a 
+tBus(max)PBus
(Equation

in memory 
Where: tAcompdo 1.283 	milliseconds By the simulator to search
 
and process a DO through the log Tables.
 
Maximum response time to a DO) = 28.621 milliseconds
 
ith equation not in memory
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ximum response to a DO = tAcompdo + tACMax)PA + - B(max)PB 
1wth equation in memor Equation Equation 
n memory in memory 
+ 	 t + t B+t B( E(max) E F(max) F DIV(max) DIV 
Equation /Equation \/Equation\
in memory in memory (in memory) 
-tDDAS 
 (max)PDDAS + tBC) PBus(Equation
/Equation
 
in memory kin memory) 
= 8.933 millisecondsMaximum response time to a D 

with equation in memory )
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Table 3-11 DO Cross References
 
Grouped Data 
Equation Frequency 
Length Of Occurrence Frequency Of Occurrence By Equation Type 
(FDo) A B E F. DIV DDAS BUS 
1 211 5 124 1 5 60 10 6 
2 41 0 27 3 2 39 11 0 
3 8 0 4 0- 1 18 1 0 
4 2 0 5 1 1 1 0 0 
5 4 0 5 4 4 6 1 0, 
6 1 0 0 3 3 0 0 0 
8 1 0 0 0 0 8 0 0 
14 3 0 1 12 0 29 0 0 
15 2 0 2 12- 0 16 0 0 
17 2 0 0 0 0 34 0 0 
20 3 0 5 4 5 46 0 0 
Totals 277 5 173 40 21 257 26 6 
Probability of 
Occurrence 
PA= 
.009 
PB= 
.329 
PE= 
.076 
PF= 
.040 
PDIV 
:490 
PDDAS= 
.044 
PBUS= 
.001 
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3.12 Switches
 
3.12.1 Average number of cross references per switch action
9
 
RS = i XsiF 1.41 equations
 
(See table 3-12 for XS. and FS. values)
 
3.12.2 Memory Requirements:
 
9
 
Number of words = X F 586 words
 
i=l 
 i 
i
 
3.12.3 Response Time To a Switch Action
 
A switch action in the DEE.6 simulator system is simulated by the
 
card reader. It schedules for evaluation certain transfer equations
 
provided there are no equations in the queue stacks waiting to be
 
evaluated br DO from the 110-A computer to be processed and provided
 
the card reader is ready. Since the test conditions change from
 
switch action to switch action it becomes difficult to predict with
 
any certainty the response time to a switch without the following
 
simplifications:
 
1) There are no equations in the queue stack waiting to be
 
evaluated.
 
2) There are no DOs to be processed
 
3) The card reader has been turned on
 
4) A switch action will schedule for evaluation only one transfer
 
equation
 
With these simplification; the problem reduces to simply adding the
 
overhead times spent to process a switch action (See a swtchk subroutine
 
listed in Appendix A of Sperry Rands "General Purpose Simulator System
 
Study" Part 2), the time it takes the card reader to read'a card, plus
 
the time it takes to solve the equation specified by the switch action.
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Table 3-12 Switch Cross References
 
Grouped Data
 
Equation Frequency Frequency of Occurance by Equation Type
 
Length Of Occurance
 
(xS ) (FS) A B E F DIV DDAS BUS
 
1 329 252 6 1 0 52 7 13 
2 53 32 8 8 0 4 8 6 
3 13 1 6 0 0 26 1 5 
4 11 3 7 3 3 26 4 1 
5 1 0 0 0 5 0 0 0 
6 2 0 4 2 0 6 0 0 
7 4 0 1 0 0 27 0 0
 
10 1 0 0 0 0 10 0 0
 
13 1 0 3 3 0 7 0 0
 
Total 415 288 35 17 5 198 20 25
 
Probabilityocur e5 F=.009 PDIV=.337 FDDAS='034 PBUS=* 42
 
of Occurance
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Again the expected time for the evaluation of the transfer equation is
 
simply:
 
n 
t = t P 
i=l1
 
Where t.1 is the time spent by the simulator to search, access,
 
evaluate and record on history tape the ith type of transfer equation
 
and Pi is the probability of occurance of the'ith type of transfer
 
equation.ti for each t~pe of equation has been computed in Sections
 
3.1 through 3.9. Pi can be established from the listings of the
 
related -equations for the switches of the instrument Unit grouped
 
in table 3-12.
 
Again,only the maximum solution times of each equationvtype will be
 
used to calculate the response time to a switch action.
 
(laximum response time to a switch Aswtchk Card reader
 
I"ith equation not in memory
 
+ 	 tA(max)PA + tB(max)PB 
/Equation\ Equation\
 
in rad)in rad 
tE(max)E 
 F(max) F
(Equation\
(Equation\
 
(in r d (in red )
 
+ %IV(max)PF + IV(max)
 
quation (Equation\(in rad kin rad / 
+ % DAS(max)PDDAS + tBUS(max)PBUS
 
(Equation (Equation\ 
\in rad kin rad / 
94 
= 
h 0.842 + 150 + 26.268 = 177.11
 
maximum response time to a switch 042 15s6.8n7. 
with equation hot in memory / milliseconds 
maximum response time to a switch= tAswtchk + tCard reader
 
With equation
 B
B + t 
A(max) A B max) B
 Suation 
 (Equation\
 
in memory \in memory)
 
+ "tE(max)P
E + tF(max)PF
 
Equation E
quation\
 
in memory in memory]
 
+ .tDIV(max)DIV + tDDAS (max)PDDAS(Equation 
 - /Equation
\in memory] kin memory 
+ tBUS (max)PBUS
 
Equation
 
in memory
 
t(max. response time to a switch\= 0.842 + 150 + 6.763 = 157.605 
with equation in memory milliseconds 
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4.0 Conclusion and Recommendations
 
Table 4-1 is a summary of the mathematical analysis of the DEE-6
 
simulator system. The entire Instrument Unit data base consists of
 
2326 equations corresponding to 62,733 words. The DEE-6 simulator can
 
provide storage for up to 625,000 24-bit words. Assuming similar data
 
basis for the remaining Saturn stages, the entire Saturn data-base would
 
only occupy 50.9 percent of the DEE-6 simulator storage capacity. This
 
more than adequately satisfies the storage requirements of the Saturn
 
data base.
 
The solution times for the average discrete transfer equations located
 
in the rad range from a minimum of 23.532 milliseconds for the A type
 
to a maximum of 28.957 milliseconds for the discrete internal variable
 
type equation. Conversely, if the equation were to be located in
 
resident memory its solution time would be substantially reduced. It
 
would range from a minimum of 4.726 milliseconds~to a maximum of 8.554
 
milliseconds.
 
The average solution time for the analog type transfer equation is
 
somewhat longer. It ranges frcm a minimum of 23.720 milliseconds for
 
the analog internal variable equation type located in the RAD to a
 
maximum of 31.796 milliseconds for E type. This however, is somewhat
 
deceiving since all of the related equation must be solved before
 
another solution of the analog equation takes place. This substantially
 
extends the solution time of the analog equation. When the related
 
equations are taken into consideration (See Table 4-1) the solution
 
time for the average analog equation located in the rad ranges from
 
a minimum of 38.860 milliseconds to a maximum of 54.919 milliseconds.
 
On the other hand if the analog equation and all of its related equations
 
are located in resident memory the solution time would be reduced to
 
a minimum of 9.86 milliseconds and a maximum of 15.116 milliseconds.
 
In the DEE-6 simulator system, only 156 equations out of 2326 can be located
 
in resident memory at any one time. It is highly unlikely that the analog
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Table 4-1. Summary of Memory Requirements and Solution Times
 
Solution Times
 
Memory Equation Not In Memory Equation In Memory

Equation Type Req. Max. Time 
 Min. Time Max. Time Min. Time
 
(Words) (msec) (msec) (msec) (msec)
 
A Type Discrete 
 5254 24.094 23.532 5.284 4.726
 
B Type Discrete 
 6333 25.010 23.685 6.094 4.778
 
Discrete Internal Variable 
 17551 28.957 26.797 8.554 6.394
 
DDAS Discrete 1 
 4498 24.597 23.777 5.624 4.814
 
Power BUS Discrete 
 2347 28.687 27.137 8.247 6.737
 
E Type Analog 
 11638 31.796 26.246' 11.406 8.176
 
E Type Analog and its Related Equations 44.410 38.860 14.175 10.845
 
F Type Analog 
 8206 29.416 25.956. 7.082 7.056
 
F Type Analog and its Related Equations 42.669 39.209 9.886 9.860
 
Analog Internal Variable 
 987 25.970 23.720 7.051 4.891
 
Analog Internal Variables and its Related
 
Equations 
 54.919 50.269 15.116 
 11.344
 
VXXX = EXXX//P.V.,D.V./$ 
 4808 23.667 5.008
 
VXXX = EXXX//P.V.,D.V.//$ and its Related
 
Equations 
 51.991 12.963
 
Response Time to A Switch Action 
 525 177.110 157.605 > 
Response Time to A DO 586 28.621 8.933
 
Total 
 62733
 
.equation of interest and all of its related equations would be in
 
resident memory. Therefore, to insure the solution of an analog equation
 
by the DEE-6 simulator, its solution interval must be greater than
 
55 milliseconds. A substantial number of analog equations in the
 
Instrument Unit specify a solution interval of 8 milliseconds. It
 
appears that these equations could not be solved correctly by the DEE-6
 
simulator system.
 
To insure the solution of an analog equation with a solution interval
 
of 8 milliseconds, would require an 
extensive modification of both the
 
DEE-6 simulator hardware and software. 
For example all equations must
 
be located in resident memory. 
The software must be made more efficient
 
by eliminating the search and retrieval subroutines. During peak loads
 
some parallel solutions might be necessary. Detail description for the
 
improvement of the DEE-6 simulator system will be given in Sperry Rand's
 
final report.
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APPENDIX A
 
Sample Computer Program
 
(Polynomial Least Square Fit)
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____ 
C PrOGPAw Tn CALCULATE pO.LNNrMIbL LEAST SoUARE 
FTT 
C .....ETI LENG-.TH- V"VS"-.-
DIMENSION X{3O ,Y(f 3V') , 
'-F-R 
W{ O ) 
"T'E- S F- yp c- AN LOnI 
ALc:Ht(!C) ,eETA(3C),C(3C ) T I 3 C ) t 
IT;.(I30, T3(3I), A(30 ,Y AVE.( 30 YY 30) ,Nn I I()ITN2{I) 
PE Ap c9 1.) X I3 Irl, 13) 
T:,OTMAT( 1 3FS.l ) 
Pr L(5.20IY ,T:,13) 
2C r, n,.AT( I3RF.2) 
CEPAV2 5 -y AVE(1) 
2 FOD'4T( IPI1.2)CE ! P 5 13C )"NL , J 
3 FOO,-AT( 12i 2T1) 
.ALPH ETAKT1.T2.T3I D'KI)4 rraLL OQp L-Wyt,_!,JC 0 9 )
50 CALL COEFSCJ,CI LPH, B F T A vLsA,11T2 
tT3t9NI

UP IT E{CG, O ICA (I} :1,5) 
___FLORM AI £5E 16. GE 
C 
Y NSrQ,
 
0____-r-I:I113­ 3I)41 IX (1I **2.l4 AC ' '(Y. )* ,0 y y(I )=A 1 * A 2)s*(X( 1) ) O a(3) 
'AP.TEt(1Y,5 V(lY))
 
__yNS: YN t NS- 2 
,Y[f-{yT)-YAVEC(I)** 
Y_ S__ YDS_YD-+ 
7n CONTINUE 
QH=O:SPT('NS/YCS) 
?TTF ( E-(-R_ ) (RHO-) 
80 FORMIAT(EI) ,G) 
TF(K.GF.fl CALl. EXIT
 
1r- oiprail E-YT7TF (DU T- r-
IF(K.LT.4) XK'1 
r 0T 14 
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APPENDIX B 
Example of a Switch Action 
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EXAMPLE OF A SWTITCH ACTION
 
1.0 Description of Example
 
A switch action was chosen to demonstrate the response time of the DEE-6
 
Simulator System and to utilize the solution time results calculated in
 
sections 3.1 through 3.10 of Sperry Rand's "General Purpose Simulator
 
System Study Part 3." The example chosen is switch action S8021 and it
 
is taken from the post history printouts of the Instrument Unit. Pre­
liminary results of this example were given in Sperry Rand's "General
 
Purpose Simulator Study Part 2." Essentially switch action S8021 called
 
for the solution of 66 equations in four solution levels (see figure 1).
 
In level one, switch action S8021 called for the solution of three Dis­
crete Internal Transfer Equations. Associated with these equations are
 
127 related equations. The DEE-6 Simulator will schedule for evaluation
 
only those related equations that are specified by the transfer equations
 
which changed in status. In level one only one transfer equation changed
 
in status. This equation called for the solution of 54 related equations.
 
These equations form solution level two as delineated in figure 1.
 
In level two, both analog and discrete types of transfer equations will
 
be scheduled for evaluation. The analog equations, types E and F, will
 
be placed in the special queue and will be evaluated first. The schedule
 
for evaluation will be on a first come first serve basis. The discrete
 
equations will be placed in the normal queue and will be scheduled for
 
evaluation when all of the analog equations and their related equations
 
have been evaluated, i.e., when the special queue is empty. Again, the
 
schedule for evaluation will be on a first come first serve basis.
 
In level two, three discrete transfer equations and all of the analog
 
transfer equations changed in status. These equations in turn scheduled
 
eight discrete types of transfer equations for evaluation in level three.
 
(See figure I for the specific type of transfer equation involved for each
 
case). The E Type of analog equations specify an evaluation interval of
 
8 milliseconds. The minimum solution time for the E type equation when
 
the equation is located in resident memory exceeds the specified
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ODASDI SCRET7E ] j 1 1 TYPE DISCRETE 
TRANSFER EQUATIONS TRANSFER EQUAIONS 
CTANGEII ONNG NOTA 
n 
NONE OFI T 
ONC HAN E 
TI EQUATIONHQAINiANGED EQUATIONS IDID NOTCHHNGE| 
CHAGEDINSTATUS IN STATUS IN STATUS 
2 B TYPE DISCRETE 
TRANSFER EQUATIONS 
ItCHAUNE 11 EQUATIONDIODHOTCHAN 
IN STATUS IS STATUS 
3 DISCRETE INTERNAL 
TRANSFER EQUATIONS 
7 EQUATION 7 EQUATI-ONs 
CHANGED INI DIDROT CHARGE 
STATUS IN STATUS 
EVALUATION LEVEL OIE 
EVALUATION LEVEL TWO 
2$ DISCRETE INTERNAL jI BUS TYPE DISCRETE E TYPE ANALOG 
VARIABLE TRANSFER EQUATIONS TRANSFEREQUATIONS TRANSFER EQUATIONS 
CNANGE T CRNG CHNG INSTTSQURSAT:NREADEQTIONS 
2 EQUATIONS EQUATIONS EQUATION DID NOT 3 
CHANGED I D NOTCHARGE|CHANGEIN OUHSTATUSO IN STATUS; NO RELATED 
IN STATUS IN STATUS EQUATIONS 
5 F TYPE ANALOG 
TRANSFER EQUATIONS 
CHARGED 
EQAATIINSCUGED 
5EUTO UNE 
IN STATUS 
EVALUATIONLEVELTHREE 
I DOAS DISCRETE 
TRANSFER EQUATIONS 
I BUS TYPE DISCRETE 
TRANSFER EQUATION 
4DISCRETE INTERNAL 
VARIABLE TRANSFER EQUATIONS 
EQUQTIONUATION010 HOTCHARGE INSTATUS EQUATIONDIR NOTCH NGEI STA US EQUATION DID NOT 
CHANGE IN STATUS 
, 
FEEALUATIOK 
I BUS TYPE DISCRETE 
•TRANlSFEREQUATION 
LEAEL FOU n 
EQUATION DID M07 
CHIANGEIN STATUS 
IFigure 1. Equation Evaluation Scheduled by Switch Action 88021 i
 
8-millisecond evaluation interval (see section 3.8.7.7). It is highly
 
unlikely, then, that the DEE-6 Simulator can solve these equations
 
correctly even though there are no related equations to add to their
 
solution time. For this example it will be assumed that a solution
 
will be provided by the simulator although not necessarely correct.
 
The number of evaluations for both the E and F type of analog transfer
 
equations is dependent on the status logic. From the available data
 
there is no way to determine with any degree of certainty how many
 
*evaluations-will takeptlace. To alow the calculation for the response
 
time of the switch action it will be assumed that a total of 10 evalua­
tions for each equation will take place from the time the status logic
 
changed from false to true and back. In all cases the equations for the
 
second through the tenth evaluation will be assumed to be in resident
 
memory. This is a reasonable assumption since the analog equations are
 
placed in the special queue and their solution takes preference over the
 
discrete equations.
 
The F type of analog equations specify an evaluation interval of 80
 
milliseconds. The simulator should handle this without any difficulty.
 
The five, F type analog equations called for the evaluation of four
 
Discrete Internal Variable Equations. In the example and under the
 
preceding assumptions, these discrete internal variable equations will
 
be evaluated twice; the first time when the status logic of the analog
 
equation becomes true and the second time immediately after the status
 
logic reverts back to false, All other discrete equations in levels one
 
through four will be evaluated only once.
 
In level three all of the equations are the discrete type. Out of the
 
eight equations scheduled for evaluation only one equation changed in
 
status. Associated with this equation is one related equation which becomes
 
evaluation level four. The fourth level equation did not change in status
 
thereby terminating the evaluation for the chosen example.
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The total response to the switch action S8021 is the solution of all
 
66 equations evaluated in the described sequence. To obtain a measure of
 
the total response time the results of sections 3.1 through 3.10 will be
 
used. The response time is first calculated assuming all 66 equations
 
are located in the RAD and it will be repeated assuming all equations are
 
located in resident memory. In each case a maximum and a minimum
 
response time will be calculated based on the maximum and minimum time
 
it takes to process each equation through the AEQVALUE subroutine.
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2.0 Response Time Calculation to Switch Action S8021
 
The response time calculations for the switch action S8021 will be
 
based on the assumptions of the preceding section . Two maximum and
 
two minimum response times will be calculated based on the maximum and
 
minimum times required to process the equations by the AEQVALUE subroutine
 
One set of maximum and minimum calculations will assume that all equations
 
initially reside in the RAD and the other set will assume all equations
 
in resident memory. For repeated .evaluations the equations are assunied
 
to be in resident memory.
 
2.1 Maximum response time to switch action S8021, assuming all equations
 
are initially located in the RAD:
 
ts01(x)= 5 + 35 +S5
 
(max) 
-15B t8021(max) + tDIV (max) tDDAS (max) 
E quations (Equation Equation (Equation 
in RAD \inRADkin kinRAD/ 
+ 3 tpB (max) 3 E+ (max) + tF (max)+ tE (max) 3 n tE 5 
(Equation> (Equation ((Equation Equation 
\in RAD / \in RAD J (in Memory) \inRA 7 
+ 5 nFt F (max) + 4 mFtD V (max)(Equation (Equation
in Meoy in Memory) 
tS8021 (max) 2501.027 milliseconds
 
(Equation

kin RAD 
Where:
 
tB (max) 25.01 milliseconds (see section 3.2.6.9)
 
<Equationh
 (in RA) 
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tDIV (max) = 28.957 milliseconds (see section 3.3.6.8) 
(Equation 
in RAD 
t a 24.597 milliseconds (see section 3.4.6.8)
 
DOAS (max)
 
(Equation

in RAD
 
tPB (max) = 28.687 milliseconds (see section 3.5.6.7)
(Equation 
inRA
 
tE (max) =31.796 milliseconds (see section 3.8.6.7)
 
(Equation)

\in RAD
 
tF (max) = 29.416 milliseconds (see section 3.7.6.6)
 
(Equation"
 
in RAD]
 
tE '(max.) =11.406 milliseconds (see section 3.
 
Equation
 
in Memory)
 
tF (max) 7.082 milliseconds (see section 3.7.7.7)
 
Equation

in Memory)
 
tDIV (max)= 8.554 milliseconds (see section 3.
 
Equation
 
nE = 9 	 The number of repeated evaluations of the E type analog 
transfer equations 
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= 9 	 The number of repeated evaluations of the F type analog 
transfer equations 
= I 	 The number of repeated evaluations of the Discrete 
Internal Variable Transfer Equations. (These are the 
related equations specified by the F type analog transfer 
equations) 
!.2 	 Minimum response time to switch action S8021, assuming all equations
 
are located in the RAD:
 
+
tS8021 (min) 15 tB (min)-+ 35 tDIV (min) 5 tDDAS (m))+ 3 tPB (min)
 
(Equation /Equation\ Equation\ (Equation (Equation
 
in RAD ] \in RAD] \in RAD \in RAD ) \in.RAD / 
+ 3 	tE (min) + 3 nEtE (min) + 5 tF (min) + 5 nFtF (min)
Equation Equation \ Equation (Equation 
(in RAD ] in Memory) kin RAD / in Memory/ 
+ 4 mF tDiV (min)
 
Equation

in Memory)
 
tS8021 (min) = 22651.840 milliseconds
 
Equation)
 
Where:
 
tB (min) - 23.685 milliseconds (see section 3.2.6.9)
 
Equation
 
in RAD)
 
tfDIV (min) = 26.797 milliseconds (see section 3.3.6.8)
 
(Equationh
 
(in )1
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tDDAS (min) = 23.777 milliseconds (see section 3.4.6.9)
 
(Equationh

RAD(in ) 
tPB (min) - = 27.138 milliseconds (see section 3.5.6.9)
 
Equations

in RAD / 
tE (min). - 26.246 milliseconds (see section 3.8.6.8) 
/Equation(in
RA)
 
tE (min) - 8.176 milliseconds (see section 3.8.7.7) 
/quation 
in Memory)
 
tF (min) - 25.956 milliseconds (see section 3.7.6.7)
 
Equation"
 
in RAD )
 
tF (min) - 7.056 milliseconds (see section 3.7.7.8)(Equation

kin Memory)
 
tDIV (min) " 6.394 milliseconds (see section 3.3.7.8)
 
(Equation
 
kin Memory
 
2.3 	Maximum response time to switch action S8021, assuming all equations
 
are located in resident memory:
 
S8021 (max) = (max) tDIV (max) tDDAS (max) tPB (max) 
EEquation Equation Equation Equation 
in Memori in Memory (in Memory) (in Memory in Memory 
Iii
 
+ 3 t E (max) + (max) + tF 53 nEtE (max) 
Equation (Equation (Equation (Equationin Mmr kin Meoy in Memory] in Memory 
+ 	 4 mFtDlV (max) 
Equation
 
in Memory)
 
tS8021 (max) = 1177.163 milliseconds
(Equation

(in Memory)
 
Where:
 
tB (max) = 6.094 milliseconds (see section 3.2.7.7)
(Equation
 
in Memory) 
tDDAS (max) = 5.624 milliseconds (see section 3.4.7.7)
 
Equation

in Memory)
 
tPB (max) 
- 9.249 milliseconds (see section 3.5.7.6)
 
Equation
 
in Memory,
 
2.4 Minimum response time to switch action 
S8021, assuming all equations
 
are located in resident memory:
 
= 15 t + 35 t + 5ttS8021 (mn) - (mn) tDIV (min) DDAS (min) + 3t PB (min) 
Equation Equation Equation (Equation Equation

in Memory in Memory in Memory) kin Memory) \in Memory] 
+ 3t +S3nt +S5t 
E (min) 
 E E (min) 
 + F (min)
 
Equation (Equatiofi (Equation
 
in Memory \in Memory \in Memory
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+ 5-rF'F (min) + 5 mFDIV (min) 
(Equation quation(inin Memory) Memory) 
tS8021 (min)- 955.221 milliseconds
 
Equation
 
in Memory]
 
Where
 
tB (min) - 4.778 milliseconds (see section 3.2.7.8) 
Equation
 
in Memory
 
tDDAS (min) = '4.814 milliseconds (see section 3.4.7.8)
 
Equation
 
in Memory)
 
tPB (min) = 6.737 milliseconds (see section 3.5.7.7)
 
Equation
 
in Memory) 
113
 
3.0 Additional Conclusions and Recommendations
 
The Instrument Unit data base consists of 2326 equations. Of these,
 
'462 are of the E and F type analog equations. Out of the 462 equations,
 
372 specify and evaluation interval of 10 milliseconds or less. From
 
sections 3.8.7.7 and 3.7.7.8 the minimum evaluation time for the E and
 
F type equations (when the equations are located in resident memory)
 
are 8.176 and 7.056 milliseconds respectively. It is doubtful that the
 
DEE-6 Simulator can solve these equations correctly; particularly, if
 
related equations are involved and more than two evaluations are
 
required. The remaining 1954 equations of the Instrument Unit data base
 
are either discrete or analog with an evaluation interval of greater
 
than 10 milliseconds. It appears that the DEE-6 Simulator can solve
 
these correctly although not necessarily within the desired vehicle
 
response time.
 
The DEE-6 Simulator queue assignments for the Instrument Unit data
 
base are as follows:
 
1. Normal queue 	 1000 words
 
2. Timed queue 	 512 words
 
3. Special queue 	 50 words
 
4. 	Clocked queue 50 words
 
Total 1612 words
 
It takes one memory location to reference one equation. Based on
 
the above queue assignments the DEE-6 Simulator can schedule for
 
evaluation more than 1600 equations. The queue allotments are
 
established during the preprocessing phase of the program and can
 
be increased if desired.
 
The preceding example has shown that the response time of the DEE-6
 
Simulator can be reduced by a factor of two if all of the equations
 
are located in resident memory. Farther reductions in the response
 
time can be achieved by more efficient software and by parallel
 
evaluations. For example, with ample memory the existing cross
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reference identification address of each equation can be replaced
 
with a relative storage address thereby, eliminating all of the exit­
ing search and retrieval subroutines. This coupled with the
 
parallel processing capability of another computer could substantially
 
reduce the equation evaluation time and thus the response time of the
 
simulator. Details of the concept are provided in Sperry Rand's
 
final report.
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TABLE 49 
MEMATOLOGY DATA 
Subject Day of Study RBC HGB HCT WBC MCV MCH MCHC RC 
C 2 4.88 15.7 46 6300 95 32 34.5 .6 
C 9 5.43 15.7 47 6600 87 28.5 33.5 1.4 
B 2 5.50 16.2 46.5 6800 85.5 29 35 1.5 
6 B14 4,52 16.4 47 7200 104 36 36 1.1 
B28 5.15 15.5 47 7200 92 30 33 . 4 
A 7 4.98 14.9 42 6500 85 30 36 1.2 
A13 5.11 15.3 43 7000 85 29.5 35.5 2.0 
C 9 5.02 7500 82 27.5 34 .8 
B 2 4.69 12.8 39 6900 84 27 33 1.7 
B14 
B28 
4.80 
4.80 
14.3 
13.3 
40 
42 
5700 
5500 
84 
88.5 
29.5 
27.5 
35.5 
32 
1.1 
1.2 
R 7 4.58 13.9 39 5600 86.5 30 36 1.7 
R14 4.52 12.8 37 5700 83 27 34.6 1.2 
C 1 5.64 15.1 46 7100 83 27 31 1.0 
C 9 4.75 13.7 40 6300 85 35 29 .5 
B 2 4.74 14.3 40 5200 87 30 35 3.3 
8. B14 4.75 14.3 41 6100 87 30 35 1.0 
B28 5.80 14.3 45 $000 78.5 t, 0US 
.R 7 4.44 13.1 38 0000 
RIA A.50 i3.5 3$60 $ 5 t 
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